Received: by 2002:a05:7412:f589:b0:e2:908c:2ebd with SMTP id eh9csp509394rdb; Tue, 31 Oct 2023 13:47:42 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHq4dHcF2ST6C0BD46q0US6zZHixOa0KnITOaFFm6sw5DY9zlgk+OT0512srT41rFCT3Dc/ X-Received: by 2002:a05:6870:af8a:b0:1ea:c8a9:fce5 with SMTP id uz10-20020a056870af8a00b001eac8a9fce5mr16548050oab.38.1698785261953; Tue, 31 Oct 2023 13:47:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698785261; cv=none; d=google.com; s=arc-20160816; b=XDky3EIofAuwXasS+0XRJ7OfAidSp2P55J9xGk+TU3qu1p5lXhV6jSiYqyNxzoGjhZ F24IVmc/8Nyr6EOX2ZPaesFuN7Jnx5U5xlrMfSDlmoVunoTae9irOsTh+U/wDWOn8N7f jGteNWn1IjLUw+4EfTH5tokY4d6YCt9iAXIMLFHz6miH0eiJc7Fsqbk+jBacHgfffqv7 wzjgfWOHl3t7sxZnlKVJgFUaKSsTjj2qdPByqwoxXrvSACojIr06XP5dpDQM27argwa7 atLv5vYBKloDLHNXfDEaJrQ4IPeAGRCd8lUpolHXsoOc3unnUbdPMvE5LH9JkxdeQnSq HGKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=sh8DfFV6G8sb4rnJImRRhGPqWGq48NpzLf9MhSwsRLU=; fh=mWDe8CjyAdhhjLFVNrKsiT00acIg4QHc0YGM2tZgom8=; b=UwB7z3aRJ0DJJxv5e0a0f8tlXun0eZOpbcomMrQpOqfOduuLahc2TIlZSA13AbXUAD ipqSDzcFiIufiG3eaISrtNsZBDY/Eco4U/c8vULJg0mVAOsOAtQH9ILIqKfFgBqagSJW xQVQ/lTQXBOJGJ27g6Sxuwrd8PQ8EmVAb/GG8cIQKxvq/1i4g7MNYMja9XZ3cQDOJBy7 MDhc6twFmfIry0rRCa1K2EPDzvmZnsRMCB0ftst2ZQKPpVX0c3e9wJEgIxDP67O5jLDa QTtGLKTb9fRJbW4dmtpUwgDF0xo2/OnOxd+/NtmYlNT+5xDkDnN5Gmx6p4uUNB8dRYF3 MAyg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@fris.de header.s=dkim header.b=U7+1DPBQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=fris.de Return-Path: Received: from snail.vger.email (snail.vger.email. [23.128.96.37]) by mx.google.com with ESMTPS id e13-20020a65688d000000b005b96af23fe8si1500257pgt.424.2023.10.31.13.47.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Oct 2023 13:47:41 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) client-ip=23.128.96.37; Authentication-Results: mx.google.com; dkim=pass header.i=@fris.de header.s=dkim header.b=U7+1DPBQ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=fris.de Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id 5A82581065A9; Tue, 31 Oct 2023 13:47:36 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234384AbjJaUrb (ORCPT + 99 others); Tue, 31 Oct 2023 16:47:31 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58798 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234025AbjJaUrQ (ORCPT ); Tue, 31 Oct 2023 16:47:16 -0400 Received: from mail.fris.de (mail.fris.de [116.203.77.234]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 44EBBF5; Tue, 31 Oct 2023 13:47:11 -0700 (PDT) Received: from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon) with ESMTPSA id 0CD16C0498; Tue, 31 Oct 2023 21:39:20 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fris.de; s=dkim; t=1698784760; h=from:subject:date:message-id:to:cc:mime-version: content-transfer-encoding:in-reply-to:references; bh=sh8DfFV6G8sb4rnJImRRhGPqWGq48NpzLf9MhSwsRLU=; b=U7+1DPBQDrHq9ObJv3vaD0VDjA/c87EpQiKGaaUJ86mZPZbtyhWnkei1YQ7gAw8FQEIXiB XT5woDB5bCtxf1Tld7v6D5U2qYFXetYlQ8UVOdSkjUBTa8sLS/T1Bl1YV9oj4fCOOlaaFk PwDm9En9dtYuwaxFWunaUJTxYd5DYkmYUBuF3h77+0cLhjci10rHwTAPrMAjy66wArK7NI HN0ndWqu1Jm4p8rcxaPX4buJnVLsZbGLvWQa/4xHNwThahfFvRjgjlFtha7Ede79N1iimu owdd7hfGrGO33B0fVVAwH3qPQFlYRBxpwmacBTm8HjVCcPB59r576hbpHKTAHA== From: Frieder Schrempf To: Conor Dooley , devicetree@vger.kernel.org, Frieder Schrempf , Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Rob Herring , Sascha Hauer , Shawn Guo Cc: Fabio Estevam , Krzysztof Kozlowski , NXP Linux Team , Pengutronix Kernel Team Subject: [PATCH 06/14] arm64: dts: imx8mm-kontron: Disable pullups for onboard UART signals on BL board Date: Tue, 31 Oct 2023 21:37:43 +0100 Message-ID: <20231031203836.3888404-7-frieder@fris.de> In-Reply-To: <20231031203836.3888404-1-frieder@fris.de> References: <20231031203836.3888404-1-frieder@fris.de> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Last-TLS-Session-Version: TLSv1.3 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Tue, 31 Oct 2023 13:47:36 -0700 (PDT) From: Frieder Schrempf These signals are actively driven by the SoC or by the onboard transceiver. There's no need to enable the internal pull resistors and due to silicon errata ERR050080 let's disable the internal ones to prevent any unwanted behavior in case they wear out. Fixes: 8668d8b2e67f ("arm64: dts: Add the Kontron i.MX8M Mini SoMs and baseboards") Signed-off-by: Frieder Schrempf --- .../boot/dts/freescale/imx8mm-kontron-bl.dts | 16 ++++++++-------- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm-kontron-bl.dts b/arch/arm64/boot/dts/freescale/imx8mm-kontron-bl.dts index 88da7fb71b193..fc096fe739f67 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm-kontron-bl.dts +++ b/arch/arm64/boot/dts/freescale/imx8mm-kontron-bl.dts @@ -441,19 +441,19 @@ MX8MM_IOMUXC_SD2_WP_GPIO2_IO20 0x19 pinctrl_uart1: uart1grp { fsl,pins = < - MX8MM_IOMUXC_SAI2_RXC_UART1_DCE_RX 0x140 - MX8MM_IOMUXC_SAI2_RXFS_UART1_DCE_TX 0x140 - MX8MM_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B 0x140 - MX8MM_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B 0x140 + MX8MM_IOMUXC_SAI2_RXC_UART1_DCE_RX 0x0 + MX8MM_IOMUXC_SAI2_RXFS_UART1_DCE_TX 0x0 + MX8MM_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B 0x0 + MX8MM_IOMUXC_SAI2_TXFS_UART1_DCE_CTS_B 0x0 >; }; pinctrl_uart2: uart2grp { fsl,pins = < - MX8MM_IOMUXC_SAI3_TXFS_UART2_DCE_RX 0x140 - MX8MM_IOMUXC_SAI3_TXC_UART2_DCE_TX 0x140 - MX8MM_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B 0x140 - MX8MM_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B 0x140 + MX8MM_IOMUXC_SAI3_TXFS_UART2_DCE_RX 0x0 + MX8MM_IOMUXC_SAI3_TXC_UART2_DCE_TX 0x0 + MX8MM_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B 0x0 + MX8MM_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B 0x0 >; }; -- 2.42.0