Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) client-ip=2620:137:e000::3:7;
From:   James Tai <james.tai@realtek.com>
To:     <linux-kernel@vger.kernel.org>,
        <linux-realtek-soc@lists.infradead.org>
CC:     Thomas Gleixner <tglx@linutronix.de>, Marc Zyngier <maz@kernel.org>
Subject: [PATCH 3/6] irqchip: Introduce RTD1319 support using the Realtek Common Interrupt Controller Driver
Date:   Thu, 2 Nov 2023 22:27:28 +0800
Message-ID: <20231102142731.2087245-4-james.tai@realtek.com>
In-Reply-To: <20231102142731.2087245-1-james.tai@realtek.com>
References: <20231102142731.2087245-1-james.tai@realtek.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 7BIT
Content-Type:   text/plain; charset=US-ASCII
X-KSE-Antivirus-Attachment-Filter-Interceptor-Info: license violation
X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE,
        SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no
        version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Thu, 02 Nov 2023 07:29:02 -0700 (PDT)

Add support for the RTD1319 platform.

Signed-off-by: James Tai <james.tai@realtek.com>
Change-Id: I78fcc5828c7b3bd32a498b1995daf76b91b17211
---
 drivers/irqchip/Kconfig               |   6 +
 drivers/irqchip/Makefile              |   1 +
 drivers/irqchip/irq-realtek-rtd1319.c | 204 ++++++++++++++++++++++++++
 3 files changed, 211 insertions(+)
 create mode 100644 drivers/irqchip/irq-realtek-rtd1319.c

diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig
index 267c3429b48d..05856ce885fa 100644
--- a/drivers/irqchip/Kconfig
+++ b/drivers/irqchip/Kconfig
@@ -222,6 +222,12 @@ config REALTEK_DHC_INTC
 	tristate
 	select IRQ_DOMAIN
 
+config REALTEK_RTD1319_INTC
+	tristate "Realtek RTD1319 interrupt controller"
+	select REALTEK_DHC_INTC
+	help
+	  Support for Realtek RTD1319 Interrupt Controller.
+
 config RENESAS_INTC_IRQPIN
 	bool "Renesas INTC External IRQ Pin Support" if COMPILE_TEST
 	select IRQ_DOMAIN
diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile
index f6774af7fde2..6a2650b0a924 100644
--- a/drivers/irqchip/Makefile
+++ b/drivers/irqchip/Makefile
@@ -48,6 +48,7 @@ obj-$(CONFIG_IXP4XX_IRQ)		+= irq-ixp4xx.o
 obj-$(CONFIG_JCORE_AIC)			+= irq-jcore-aic.o
 obj-$(CONFIG_RDA_INTC)			+= irq-rda-intc.o
 obj-$(CONFIG_REALTEK_DHC_INTC)		+= irq-realtek-intc-common.o
+obj-$(CONFIG_REALTEK_RTD1319_INTC)	+= irq-realtek-rtd1319.o
 obj-$(CONFIG_RENESAS_INTC_IRQPIN)	+= irq-renesas-intc-irqpin.o
 obj-$(CONFIG_RENESAS_IRQC)		+= irq-renesas-irqc.o
 obj-$(CONFIG_RENESAS_RZA1_IRQC)		+= irq-renesas-rza1.o
diff --git a/drivers/irqchip/irq-realtek-rtd1319.c b/drivers/irqchip/irq-realtek-rtd1319.c
new file mode 100644
index 000000000000..6589465801d5
--- /dev/null
+++ b/drivers/irqchip/irq-realtek-rtd1319.c
@@ -0,0 +1,204 @@
+// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause)
+/*
+ * Realtek RTD1319 interrupt controller driver
+ *
+ * Copyright (c) 2023 Realtek Semiconductor Corporation
+ */
+
+#include <linux/init.h>
+#include <linux/io.h>
+#include <linux/irqchip.h>
+#include <linux/of_device.h>
+#include <linux/platform_device.h>
+
+#include "irq-realtek-intc-common.h"
+
+enum rtd1319_iso_isr_bits {
+	RTD1319_ISO_ISR_TC3_SHIFT = 1,
+	RTD1319_ISO_ISR_UR0_SHIFT = 2,
+	RTD1319_ISO_ISR_LSADC0_SHIFT = 3,
+	RTD1319_ISO_ISR_IRDA_SHIFT = 5,
+	RTD1319_ISO_ISR_SPI1_SHIFT = 6,
+	RTD1319_ISO_ISR_WDOG_NMI_SHIFT = 7,
+	RTD1319_ISO_ISR_I2C0_SHIFT = 8,
+	RTD1319_ISO_ISR_TC4_SHIFT = 9,
+	RTD1319_ISO_ISR_TC7_SHIFT = 10,
+	RTD1319_ISO_ISR_I2C1_SHIFT = 11,
+	RTD1319_ISO_ISR_RTC_HSEC_SHIFT = 12,
+	RTD1319_ISO_ISR_RTC_ALARM_SHIFT = 13,
+	RTD1319_ISO_ISR_GPIOA_SHIFT = 19,
+	RTD1319_ISO_ISR_GPIODA_SHIFT = 20,
+	RTD1319_ISO_ISR_ISO_MISC_SHIFT = 21,
+	RTD1319_ISO_ISR_CBUS_SHIFT = 22,
+	RTD1319_ISO_ISR_ETN_SHIFT = 23,
+	RTD1319_ISO_ISR_USB_HOST_SHIFT = 24,
+	RTD1319_ISO_ISR_USB_U3_DRD_SHIFT = 25,
+	RTD1319_ISO_ISR_USB_U2_DRD_SHIFT = 26,
+	RTD1319_ISO_ISR_PORB_HV_SHIFT = 28,
+	RTD1319_ISO_ISR_PORB_DV_SHIFT = 29,
+	RTD1319_ISO_ISR_PORB_AV_SHIFT = 30,
+	RTD1319_ISO_ISR_I2C1_REQ_SHIFT = 31,
+};
+
+static const u32 rtd1319_iso_isr_to_scpu_int_en_mask[32] = {
+	[RTD1319_ISO_ISR_SPI1_SHIFT] = BIT(1),
+	[RTD1319_ISO_ISR_UR0_SHIFT] = BIT(2),
+	[RTD1319_ISO_ISR_LSADC0_SHIFT] = BIT(3),
+	[RTD1319_ISO_ISR_IRDA_SHIFT] = BIT(5),
+	[RTD1319_ISO_ISR_I2C0_SHIFT] = BIT(8),
+	[RTD1319_ISO_ISR_I2C1_SHIFT] = BIT(11),
+	[RTD1319_ISO_ISR_RTC_HSEC_SHIFT] = BIT(12),
+	[RTD1319_ISO_ISR_RTC_ALARM_SHIFT] = BIT(13),
+	[RTD1319_ISO_ISR_GPIOA_SHIFT] = BIT(19),
+	[RTD1319_ISO_ISR_GPIODA_SHIFT] = BIT(20),
+	[RTD1319_ISO_ISR_PORB_HV_SHIFT] = BIT(28),
+	[RTD1319_ISO_ISR_PORB_DV_SHIFT] = BIT(29),
+	[RTD1319_ISO_ISR_PORB_AV_SHIFT] = BIT(30),
+	[RTD1319_ISO_ISR_I2C1_REQ_SHIFT] = BIT(31),
+};
+
+enum rtd1319_misc_isr_bits {
+	RTD1319_ISR_WDOG_NMI_SHIFT = 2,
+	RTD1319_ISR_UR1_SHIFT = 3,
+	RTD1319_ISR_TC5_SHIFT = 4,
+	RTD1319_ISR_UR1_TO_SHIFT = 5,
+	RTD1319_ISR_TC0_SHIFT = 6,
+	RTD1319_ISR_TC1_SHIFT = 7,
+	RTD1319_ISR_UR2_SHIFT = 8,
+	RTD1319_ISR_RTC_HSEC_SHIFT = 9,
+	RTD1319_ISR_RTC_MIN_SHIFT = 10,
+	RTD1319_ISR_RTC_HOUR_SHIFT = 11,
+	RTD1319_ISR_RTC_DATE_SHIFT = 12,
+	RTD1319_ISR_UR2_TO_SHIFT = 13,
+	RTD1319_ISR_I2C5_SHIFT = 14,
+	RTD1319_ISR_I2C3_SHIFT = 23,
+	RTD1319_ISR_SC0_SHIFT = 24,
+	RTD1319_ISR_SC1_SHIFT = 25,
+	RTD1319_ISR_SPI_SHIFT = 27,
+	RTD1319_ISR_FAN_SHIFT = 29,
+};
+
+static const u32 rtd1319_misc_isr_to_scpu_int_en_mask[32] = {
+	[RTD1319_ISR_UR1_SHIFT] = BIT(3),
+	[RTD1319_ISR_UR1_TO_SHIFT] = BIT(5),
+	[RTD1319_ISR_UR2_TO_SHIFT] = BIT(6),
+	[RTD1319_ISR_UR2_SHIFT] = BIT(7),
+	[RTD1319_ISR_RTC_MIN_SHIFT] = BIT(10),
+	[RTD1319_ISR_RTC_HOUR_SHIFT] = BIT(11),
+	[RTD1319_ISR_RTC_DATE_SHIFT] = BIT(12),
+	[RTD1319_ISR_I2C5_SHIFT] = BIT(14),
+	[RTD1319_ISR_SC0_SHIFT] = BIT(24),
+	[RTD1319_ISR_SC1_SHIFT] = BIT(25),
+	[RTD1319_ISR_SPI_SHIFT] = BIT(27),
+	[RTD1319_ISR_I2C3_SHIFT] = BIT(28),
+	[RTD1319_ISR_FAN_SHIFT] = BIT(29),
+	[RTD1319_ISR_WDOG_NMI_SHIFT] = IRQ_ALWAYS_ENABLED,
+};
+
+static struct realtek_intc_subset_cfg rtd1319_intc_iso_cfgs[] = {
+	{ 0xffffcffe, }, /* normal case */
+	{ 0x00003001, }, /* rtc case  */
+};
+
+static const struct realtek_intc_info rtd1319_intc_iso_info = {
+	.isr_offset = 0x0,
+	.umsk_isr_offset = 0x4,
+	.scpu_int_en_offset = 0x40,
+	.isr_to_scpu_int_en_mask = rtd1319_iso_isr_to_scpu_int_en_mask,
+	.cfg = rtd1319_intc_iso_cfgs,
+	.cfg_num = ARRAY_SIZE(rtd1319_intc_iso_cfgs),
+};
+
+static struct realtek_intc_subset_cfg rtd1319_intc_misc_cfgs[] = {
+	{ 0xffffc0d2, }, /* normal case */
+	{ 0x00000004, }, /* nmi watchdog case */
+	{ 0x00000028, }, /* uart1 case */
+	{ 0x00002100, }, /* uart2 case */
+};
+
+static const struct realtek_intc_info rtd1319_intc_misc_info = {
+	.umsk_isr_offset = 0x8,
+	.isr_offset = 0xc,
+	.scpu_int_en_offset = 0x80,
+	.isr_to_scpu_int_en_mask = rtd1319_misc_isr_to_scpu_int_en_mask,
+	.cfg = rtd1319_intc_misc_cfgs,
+	.cfg_num = ARRAY_SIZE(rtd1319_intc_misc_cfgs),
+};
+
+static const struct of_device_id realtek_intc_rtd1319_dt_matches[] = {
+	{
+		.compatible = "realtek,rtd1319-intc-iso",
+		.data = &rtd1319_intc_iso_info,
+	}, {
+		.compatible = "realtek,rtd1319-intc-misc",
+		.data = &rtd1319_intc_misc_info,
+	},
+	{ /* sentinel */ }
+};
+
+static int realtek_intc_rtd1319_suspend(struct device *dev)
+{
+	struct realtek_intc_data *data = dev_get_drvdata(dev);
+	const struct realtek_intc_info *info = data->info;
+
+	data->saved_en = readl(data->base + info->scpu_int_en_offset);
+
+	writel(DISABLE_INTC, data->base + info->scpu_int_en_offset);
+	writel(CLEAN_INTC_STATUS, data->base + info->umsk_isr_offset);
+	writel(CLEAN_INTC_STATUS, data->base + info->isr_offset);
+
+	return 0;
+}
+
+static int realtek_intc_rtd1319_resume(struct device *dev)
+{
+	struct realtek_intc_data *data = dev_get_drvdata(dev);
+	const struct realtek_intc_info *info = data->info;
+
+	writel(CLEAN_INTC_STATUS, data->base + info->umsk_isr_offset);
+	writel(CLEAN_INTC_STATUS, data->base + info->isr_offset);
+	writel(data->saved_en, data->base + info->scpu_int_en_offset);
+
+	return 0;
+}
+
+const struct dev_pm_ops realtek_intc_rtd1319_pm_ops = {
+	.suspend_noirq = realtek_intc_rtd1319_suspend,
+	.resume_noirq = realtek_intc_rtd1319_resume,
+};
+
+static int rtd1319_intc_probe(struct platform_device *pdev)
+{
+	const struct realtek_intc_info *info;
+
+	info = of_device_get_match_data(&pdev->dev);
+	if (!info)
+		return -EINVAL;
+
+	return realtek_intc_probe(pdev, info);
+}
+
+static struct platform_driver realtek_intc_rtd1319_driver = {
+	.probe = rtd1319_intc_probe,
+	.driver = {
+		.name = "realtek_intc_rtd1319",
+		.of_match_table = realtek_intc_rtd1319_dt_matches,
+		.suppress_bind_attrs = true,
+		.pm = &realtek_intc_rtd1319_pm_ops,
+	},
+};
+
+static int __init realtek_intc_rtd1319_init(void)
+{
+	return platform_driver_register(&realtek_intc_rtd1319_driver);
+}
+core_initcall(realtek_intc_rtd1319_init);
+
+static void __exit realtek_intc_rtd1319_exit(void)
+{
+	platform_driver_unregister(&realtek_intc_rtd1319_driver);
+}
+module_exit(realtek_intc_rtd1319_exit);
+
+MODULE_LICENSE("GPL");
+MODULE_DESCRIPTION("Realtek RTD1319 Interrupt Controller Driver");
-- 
2.25.1