Received: by 2002:a05:7412:8521:b0:e2:908c:2ebd with SMTP id t33csp398533rdf; Fri, 3 Nov 2023 04:18:35 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFY5ajhFMAy0i7aVqrhi5wRn/fJzQlA7zMidZOjM7OKYS2jSmj22F4lZl4BzFkVVuMyPr49 X-Received: by 2002:a05:6358:52c9:b0:16a:1dea:bebb with SMTP id z9-20020a05635852c900b0016a1deabebbmr7707064rwz.27.1699010314910; Fri, 03 Nov 2023 04:18:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1699010314; cv=none; d=google.com; s=arc-20160816; b=KgNE3ZpQGEmnkNqdISnm76bkHa7e/hVJ40ZV5VZFhgkn7VLSRctUNjLu9sQ+RIt1hL xHw3780X/IbZnTF97mQpgkpkcd4ahEkoFebRzgtkYhUPsqPCWUVL3QNnef8eKFcHfHGU HszItHk2FoYcpBRy/NiU3TX+kPI+dpRnjS59eP5nRTiIxFMIPqK5KobYphpvAG8vWKcM 7KBHHJ6C24iSGYIcCIoeHHYKHtVu4KyxtH+X1MMyKIaPQ1WFRbPzlU+jNoT/FDmJ4eP7 cN+hYt928S0CL6RqACm53VTBPJs3zrmtZFtqLOVCCgniSK2pt597OplVLhPGGVVZY64Y 6INQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=/bnG70HwW3iO72CF0/4itOzvrNtdpkPDD7Xih6QQ8lo=; fh=HCB0lCCXk433qZ+srqBUJ2BYAql394llMiDRnvnRQj0=; b=UxhJybLrODDZnJxeZ3gbfSqM3NZQIMXUQUjOoSVhnu5suoOx5UjsIYdtlxnFKXUotJ Bwd7GqmUfk7IfDhkWFo86owJsNvHi9JBceLYQ420VRuL4K/XapkzQ2AqRD1sLXg77SQg ghJRBmOORLon2gWK8dhUSkQQNIHppZ6fzI60ZQftzE+DQhtZw6+KyaRtOB6VhTz5N3A+ uG3TZ/1yN4TCiW/1+22R8Aw1pfIwLKkyF/Cb4iSAfdZ4L1wOvkSUtDKusJNm+RFsyvZO XlzoVEcUIaF936czaJxyhSJL2TVd4g0l4EeQelgLrNfvbmY7y6mVzMLiOjGuotuGw5UA BuQQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Tu0xmNWs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lipwig.vger.email (lipwig.vger.email. [23.128.96.33]) by mx.google.com with ESMTPS id u190-20020a6385c7000000b005b11ce9c97esi1290178pgd.353.2023.11.03.04.18.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 Nov 2023 04:18:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) client-ip=23.128.96.33; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Tu0xmNWs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.33 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by lipwig.vger.email (Postfix) with ESMTP id E9588826CB51; Fri, 3 Nov 2023 04:18:31 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at lipwig.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346575AbjKCLRD (ORCPT + 99 others); Fri, 3 Nov 2023 07:17:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58836 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346172AbjKCLQ5 (ORCPT ); Fri, 3 Nov 2023 07:16:57 -0400 Received: from mail-yb1-xb34.google.com (mail-yb1-xb34.google.com [IPv6:2607:f8b0:4864:20::b34]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A604AD53 for ; Fri, 3 Nov 2023 04:16:53 -0700 (PDT) Received: by mail-yb1-xb34.google.com with SMTP id 3f1490d57ef6-da2b9234a9fso1908198276.3 for ; Fri, 03 Nov 2023 04:16:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1699010212; x=1699615012; darn=vger.kernel.org; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=/bnG70HwW3iO72CF0/4itOzvrNtdpkPDD7Xih6QQ8lo=; b=Tu0xmNWsQ4yH2sbys9vS9BOvbtpYa3ssLU0ejfBcHC+v9MEZl8bMPYk6IMZdBySPUU 5/UUxpbJ52y53QcvamQZ+mnTSjn2jjVKSFPKUGkYJS8gXcEQNSD3aE4laBKNDQ87B2xc ObG9Zyh2SE70S7FDsZ7F6qn0r6Z9199RMSBcKTLn7oKomaZpE3bsSnQsUPTf9E0t7AUU /MfuL4QBsRF+wfyVIEIp9zx0jHWe4ioIJEHUs/Egv9ApIe7f2PkZZmGnPz0Mr610JJ/M 0wEnUHCz7HPyXSYK+9qg2fuZmSLFNuSKj8BywJPPjknF51Mi3zD0v5orrWqFgrIGgKct 508A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1699010212; x=1699615012; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=/bnG70HwW3iO72CF0/4itOzvrNtdpkPDD7Xih6QQ8lo=; b=nQqR1KktSz2gs4+AR0oJ/GT5vaD8mmErL1IMrt84yuw6141Bq58OlhA8M0aDZNJ3JI DTdrv5nNY1EuJGDAfA6bWPpBJr3ZZsrX9DiKBp4vBfCwUF83yRvKHZ12TKztLcwh4KUX q57U+RfT5yRhLxuVxcs6XnLG/3HwF/qJkZH85Tc4r0Zef/BZcVMn6kZNoEMQofe7n+L6 LqeVmnMsqbhCp88eTbZoOeSdTHOGO+Ox/hms0yV6CEoUYlks4v3jtDr+PonqFhDuWWOu +fgJbhHN5eWYKoVdurymOktf0/FUlCOApvXtLx1am39NBmkh3X1ZfAHjOCLZ7a/AqMlk jc8A== X-Gm-Message-State: AOJu0YxWn7UI0zKLT8gZjryhLA+AyiJcptAyUc5cYSqhwQS/flj/QpHh WAGuKYOTSf1oInYYfzffUTbhKsgZdT9e1xMePGyygw== X-Received: by 2002:a25:da0d:0:b0:d85:eac0:c7d2 with SMTP id n13-20020a25da0d000000b00d85eac0c7d2mr19685721ybf.6.1699010212336; Fri, 03 Nov 2023 04:16:52 -0700 (PDT) MIME-Version: 1.0 References: <20231030224809.59245-1-beanhuo@iokpp.de> In-Reply-To: <20231030224809.59245-1-beanhuo@iokpp.de> From: Ulf Hansson Date: Fri, 3 Nov 2023 12:16:16 +0100 Message-ID: Subject: Re: [v5] mmc: Add quirk MMC_QUIRK_BROKEN_CACHE_FLUSH for Micron eMMC Q2J54A To: Bean Huo Cc: cLoehle@hyperstone.com, adrian.hunter@intel.com, linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, Bean Huo , Rafael Beims , stable@vger.kernel.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lipwig.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (lipwig.vger.email [0.0.0.0]); Fri, 03 Nov 2023 04:18:32 -0700 (PDT) On Mon, 30 Oct 2023 at 23:48, Bean Huo wrote: > > From: Bean Huo > > Micron MTFC4GACAJCN eMMC supports cache but requires that flush cache > operation be allowed only after a write has occurred. Otherwise, the > cache flush command or subsequent commands will time out. > > Signed-off-by: Bean Huo > Signed-off-by: Rafael Beims > Cc: stable@vger.kernel.org Applied for fixes, thanks! Kind regards Uffe > --- > > Changelog: > v4--v5: > 1. In the case of a successful flush, set writing_flag in _mmc_flush_cache() > v3--v4: > 1. Add helper function for this quirk in drivers/mmc/core/card.h. > 2. Set card->written_flag only for REQ_OP_WRITE. > v2--v3: > 1. Set card->written_flag in mmc_blk_mq_issue_rq(). > v1--v2: > 1. Add Rafael's test-tag, and Co-developed-by. > 2. Check host->card whether NULL or not in __mmc_start_request() before asserting host->card->->quirks > --- > drivers/mmc/core/block.c | 4 +++- > drivers/mmc/core/card.h | 4 ++++ > drivers/mmc/core/mmc.c | 8 ++++++-- > drivers/mmc/core/quirks.h | 7 ++++--- > include/linux/mmc/card.h | 2 ++ > 5 files changed, 19 insertions(+), 6 deletions(-) > > diff --git a/drivers/mmc/core/block.c b/drivers/mmc/core/block.c > index 3a8f27c3e310..152dfe593c43 100644 > --- a/drivers/mmc/core/block.c > +++ b/drivers/mmc/core/block.c > @@ -2381,8 +2381,10 @@ enum mmc_issued mmc_blk_mq_issue_rq(struct mmc_queue *mq, struct request *req) > } > ret = mmc_blk_cqe_issue_flush(mq, req); > break; > - case REQ_OP_READ: > case REQ_OP_WRITE: > + card->written_flag = true; > + fallthrough; > + case REQ_OP_READ: > if (host->cqe_enabled) > ret = mmc_blk_cqe_issue_rw_rq(mq, req); > else > diff --git a/drivers/mmc/core/card.h b/drivers/mmc/core/card.h > index 4edf9057fa79..b7754a1b8d97 100644 > --- a/drivers/mmc/core/card.h > +++ b/drivers/mmc/core/card.h > @@ -280,4 +280,8 @@ static inline int mmc_card_broken_sd_cache(const struct mmc_card *c) > return c->quirks & MMC_QUIRK_BROKEN_SD_CACHE; > } > > +static inline int mmc_card_broken_cache_flush(const struct mmc_card *c) > +{ > + return c->quirks & MMC_QUIRK_BROKEN_CACHE_FLUSH; > +} > #endif > diff --git a/drivers/mmc/core/mmc.c b/drivers/mmc/core/mmc.c > index 8180983bd402..11053f920ac4 100644 > --- a/drivers/mmc/core/mmc.c > +++ b/drivers/mmc/core/mmc.c > @@ -2086,13 +2086,17 @@ static int _mmc_flush_cache(struct mmc_host *host) > { > int err = 0; > > + if (mmc_card_broken_cache_flush(host->card) && !host->card->written_flag) > + return err; > + > if (_mmc_cache_enabled(host)) { > err = mmc_switch(host->card, EXT_CSD_CMD_SET_NORMAL, > EXT_CSD_FLUSH_CACHE, 1, > CACHE_FLUSH_TIMEOUT_MS); > if (err) > - pr_err("%s: cache flush error %d\n", > - mmc_hostname(host), err); > + pr_err("%s: cache flush error %d\n", mmc_hostname(host), err); > + else > + host->card->written_flag = false; > } > > return err; > diff --git a/drivers/mmc/core/quirks.h b/drivers/mmc/core/quirks.h > index 32b64b564fb1..5e68c8b4cdca 100644 > --- a/drivers/mmc/core/quirks.h > +++ b/drivers/mmc/core/quirks.h > @@ -110,11 +110,12 @@ static const struct mmc_fixup __maybe_unused mmc_blk_fixups[] = { > MMC_QUIRK_TRIM_BROKEN), > > /* > - * Micron MTFC4GACAJCN-1M advertises TRIM but it does not seems to > - * support being used to offload WRITE_ZEROES. > + * Micron MTFC4GACAJCN-1M supports TRIM but does not appear to suppor > + * WRITE_ZEROES offloading. It also supports caching, but the cache can > + * only be flushed after a write has occurred. > */ > MMC_FIXUP("Q2J54A", CID_MANFID_MICRON, 0x014e, add_quirk_mmc, > - MMC_QUIRK_TRIM_BROKEN), > + MMC_QUIRK_TRIM_BROKEN | MMC_QUIRK_BROKEN_CACHE_FLUSH), > > /* > * Kingston EMMC04G-M627 advertises TRIM but it does not seems to > diff --git a/include/linux/mmc/card.h b/include/linux/mmc/card.h > index daa2f40d9ce6..7b12eebc5586 100644 > --- a/include/linux/mmc/card.h > +++ b/include/linux/mmc/card.h > @@ -295,7 +295,9 @@ struct mmc_card { > #define MMC_QUIRK_BROKEN_HPI (1<<13) /* Disable broken HPI support */ > #define MMC_QUIRK_BROKEN_SD_DISCARD (1<<14) /* Disable broken SD discard support */ > #define MMC_QUIRK_BROKEN_SD_CACHE (1<<15) /* Disable broken SD cache support */ > +#define MMC_QUIRK_BROKEN_CACHE_FLUSH (1<<16) /* Don't flush cache until the write has occurred */ > > + bool written_flag; /* Indicates eMMC has been written since power on */ > bool reenable_cmdq; /* Re-enable Command Queue */ > > unsigned int erase_size; /* erase size in sectors */ > -- > 2.34.1 >