Received: by 2002:a05:7412:8521:b0:e2:908c:2ebd with SMTP id t33csp405557rdf; Fri, 3 Nov 2023 04:32:14 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH2UfMivD+88H+XSFr8RuT9oQszxSPZI4KdImDBrD108AHf6B2ftN2u9EsefeVI1l8p0Rsp X-Received: by 2002:a05:6a00:10c6:b0:6b5:92d9:ef44 with SMTP id d6-20020a056a0010c600b006b592d9ef44mr21085863pfu.7.1699011133603; Fri, 03 Nov 2023 04:32:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1699011133; cv=none; d=google.com; s=arc-20160816; b=0xx7pJj0Sskl74akAxGhe+JTVEUBl9d4YgxpU6Emd6PFVx06xlUI+bTvMJWw7T67zE c1oFSLecHa7UEuutfv7wNZfdMFkh3bIs1arYKD1dakmQPWLjwWUVdPC92cbnrlLT1Ph6 nikgCpmIUKZwQr4mi6rlJAu2OsYPXln4Wi4gT83F390Y8yt4PNfsq70eQ2If3Et5/LyE KzOHzkL7QLD1SV35Q0yrhx1/HKf2fbZN4HF24WTWaNPyKHOBFPfHsBV/tZ3DnksEyA1T K5WoIX/9VROPW48zpFgRk3bJZ1GMsYAatMUiGx5loGJ/YLvn5nM6IB2UImEXKPCaVWuH Jxgw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:to:content-language:subject:user-agent:mime-version:date :message-id:dkim-signature; bh=Y8JOeXpkaN/9qOWXaRwWuwLXex9oOmgIsk06K7x2svA=; fh=E5MBYSBr1EB3nQ02R3tszf1pPuVlUKQ0xSrm2BEy6uw=; b=WIebAXtfnTWKk5Bsb0WWg2K1H64nRfFAYZuYpavg4iQgtt50OQ6WpucJNQ50ZBSHdo Wx89bgnCaKOvNT6z/tTyppZMtDdhv8iRmJZzU5vO92OfagOkYBQZwaz1YLly9xH4O5aS PqoFZqCAKTEQQXOGVjB6vGcXwuTmQ5PBSwuM58IaKt3o6qM+nimsyhsia7RjLOsp6xlQ nQwSrdCfGk2GonRaUTdmUFvs2zdBpqeb8tOP6OB/mTDXqZXNQwd61OmK60NMafWiQ9L/ u39iiWmPCHIEbatunDNww0vqXueNs3pHFAnUv9PDVc9VnDR2Djm3YiBWqLiIJRlC3oXg /OJg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=dw+BTf+2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from fry.vger.email (fry.vger.email. [23.128.96.38]) by mx.google.com with ESMTPS id g10-20020a056a000b8a00b00690bd178205si1400000pfj.215.2023.11.03.04.32.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 Nov 2023 04:32:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) client-ip=23.128.96.38; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=dw+BTf+2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by fry.vger.email (Postfix) with ESMTP id 4A54E82F4C06; Fri, 3 Nov 2023 04:32:09 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at fry.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229960AbjKCLbo (ORCPT + 99 others); Fri, 3 Nov 2023 07:31:44 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35980 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229379AbjKCLbm (ORCPT ); Fri, 3 Nov 2023 07:31:42 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BB685D49; Fri, 3 Nov 2023 04:31:36 -0700 (PDT) Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3A39uAFA024909; Fri, 3 Nov 2023 11:31:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : to : references : from : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=Y8JOeXpkaN/9qOWXaRwWuwLXex9oOmgIsk06K7x2svA=; b=dw+BTf+2CuPpJ+EcK3Ns0nrgKW+CsfGSq+YdPy5aS2sjS4DSal/T65ucBwYgpW0Nl8I6 LxJO6bL1JZt5Uif8IJ1IlvEmfkGfLlhwDVN+X5kEmy7P/gXqIIBgz0YMlKE+f/3wHMHy z5ONcI27PyvuViIjpKaVVtxpbNyN8CNVkRgjnpufaxDevjbGx+3YdQmr1pL9E6bs36MC SBdohGfWOZEo5rF+1gPnwDkOGxnzB8/y3DqKDOaKlwcJqJ+Db6LfBj3RijOxpSRUQSrM E10hGCTs/EhsYj6YlixkaaeV5iNwml3EPFXvlf4mPni8yFiQZMgOvZLs11ACe5Dx/6ly Gg== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3u4wmjgamr-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 03 Nov 2023 11:31:20 +0000 Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3A3BVJ1i001840 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 3 Nov 2023 11:31:19 GMT Received: from [10.216.26.1] (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.39; Fri, 3 Nov 2023 04:31:14 -0700 Message-ID: Date: Fri, 3 Nov 2023 17:01:10 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.9.1 Subject: Re: [RFC PATCH 5/5] arm64: dts: qcom: ipq9574: Add support for SPI nand Content-Language: en-US To: Konrad Dybcio , , , , , , , , , , , , , , , , References: <20231031120307.1600689-1-quic_mdalam@quicinc.com> <20231031120307.1600689-6-quic_mdalam@quicinc.com> <8be3b4f4-f3d1-41c8-bd4a-90adf1a02ea6@linaro.org> From: Md Sadre Alam In-Reply-To: <8be3b4f4-f3d1-41c8-bd4a-90adf1a02ea6@linaro.org> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: BYboVtFXiK2hGQ90Qzd1aAcM57amnlk_ X-Proofpoint-GUID: BYboVtFXiK2hGQ90Qzd1aAcM57amnlk_ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.987,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-03_11,2023-11-02_03,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 phishscore=0 suspectscore=0 bulkscore=0 clxscore=1015 priorityscore=1501 mlxlogscore=999 malwarescore=0 spamscore=0 adultscore=0 mlxscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2310240000 definitions=main-2311030096 X-Spam-Status: No, score=-4.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on fry.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (fry.vger.email [0.0.0.0]); Fri, 03 Nov 2023 04:32:09 -0700 (PDT) On 10/31/2023 8:57 PM, Konrad Dybcio wrote: > On 31.10.2023 13:03, Md Sadre Alam wrote: >> Add support for QPIC SPI NAND for IPQ9574 >> >> Signed-off-by: Md Sadre Alam >> Signed-off-by: Sricharan R >> --- >> arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts | 56 ++++++++++----------- >> arch/arm64/boot/dts/qcom/ipq9574.dtsi | 30 ++++++++++- >> 2 files changed, 57 insertions(+), 29 deletions(-) >> >> diff --git a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts b/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts >> index 1bb8d96c9a82..5e4200edb873 100644 >> --- a/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts >> +++ b/arch/arm64/boot/dts/qcom/ipq9574-rdp433.dts >> @@ -15,48 +15,48 @@ / { >> compatible = "qcom,ipq9574-ap-al02-c7", "qcom,ipq9574"; >> }; >> >> -&sdhc_1 { >> - pinctrl-0 = <&sdc_default_state>; >> - pinctrl-names = "default"; >> - mmc-ddr-1_8v; >> - mmc-hs200-1_8v; >> - mmc-hs400-1_8v; >> - mmc-hs400-enhanced-strobe; >> - max-frequency = <384000000>; >> - bus-width = <8>; >> - status = "okay"; >> -}; > How is removing SDHCI related to adding support for SPI NAND flash? > You must explain your changes in the commit message. > its my mistake will fix in V1 >> - >> &tlmm { >> - sdc_default_state: sdc-default-state { >> - clk-pins { >> + qspi_nand_pins: qspi_nand_pins { > node names (between : and {) must not include underscores, use > hyphens instead ok > >> + spi_clock { >> pins = "gpio5"; >> - function = "sdc_clk"; >> + function = "qspi_clk"; >> drive-strength = <8>; >> bias-disable; >> }; >> >> - cmd-pins { >> + qspi_cs { >> pins = "gpio4"; >> - function = "sdc_cmd"; >> + function = "qspi_cs"; >> drive-strength = <8>; >> bias-pull-up; >> }; >> >> - data-pins { >> - pins = "gpio0", "gpio1", "gpio2", >> - "gpio3", "gpio6", "gpio7", >> - "gpio8", "gpio9"; >> - function = "sdc_data"; >> + qspi_data { >> + pins = "gpio0", "gpio1", "gpio2"; >> + function = "qspi_data"; >> drive-strength = <8>; >> bias-pull-up; >> }; >> >> - rclk-pins { >> - pins = "gpio10"; >> - function = "sdc_rclk"; >> - drive-strength = <8>; >> - bias-pull-down; >> - }; >> + }; >> +}; >> + >> +&qpic_bam { >> + status = "okay"; >> +}; >> + >> +&qpic_nand { >> + status = "okay"; > status should come last >> + pinctrl-0 = <&qspi_nand_pins>; >> + pinctrl-names = "default"; >> + spi_nand: spi_nand@0 { > no underscores in node names > missing newline between properties and subnodes ok > >> + compatible = "spi-nand"; >> + nand-ecc-engine = <&qpic_nand>; >> + reg = <0>; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + nand-ecc-strength = <4>; >> + nand-ecc-step-size = <512>; >> + spi-max-frequency = <8000000>; >> }; >> }; >> diff --git a/arch/arm64/boot/dts/qcom/ipq9574.dtsi b/arch/arm64/boot/dts/qcom/ipq9574.dtsi >> index b44acb1fac74..f9c21373f5e6 100644 >> --- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi >> +++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi >> @@ -336,10 +336,38 @@ sdhc_1: mmc@7804000 { >> status = "disabled"; >> }; >> >> + qpic_bam: dma@7984000 { >> + compatible = "qcom,bam-v1.7.0"; >> + reg = <0x7984000 0x1c000>; >> + interrupts = ; >> + clocks = <&gcc GCC_QPIC_AHB_CLK>; >> + clock-names = "bam_clk"; >> + #dma-cells = <1>; >> + qcom,ee = <0>; >> + status = "disabled"; >> + }; > You're modifying the SoC and board devicetrees in one go, this won't fly Will fix in V1 > >> + >> + qpic_nand: spi@79b0000 { >> + compatible = "qcom,ipq9574-nand"; >> + reg = <0x79b0000 0x10000>; > >> + #address-cells = <1>; >> + #size-cells = <0>; > these two properties usually go below status, at the end Ok > >> + clocks = <&gcc GCC_QPIC_CLK>, >> + <&gcc GCC_QPIC_AHB_CLK>, >> + <&gcc GCC_QPIC_IO_MACRO_CLK>; > Indentation here is messy Will fix in V1 > >> + clock-names = "core", "aon", "io_macro"; > one per line, please Ok > >> + dmas = <&qpic_bam 0>, >> + <&qpic_bam 1>, >> + <&qpic_bam 2>; > ditto Ok > >> + dma-names = "tx", "rx", "cmd"; > ditto Ok > >> + nand-ecc-engine = <&bch>; >> + status = "disabled"; >> + }; >> + >> bch: qpic_ecc { >> compatible = "qcom,ipq9574-ecc"; >> status = "ok"; >> - } >> + }; > This means the previous dt patch would not compile Will fix in V1 Regards Alam.