Received: by 2002:a05:7412:8521:b0:e2:908c:2ebd with SMTP id t33csp2027714rdf; Mon, 6 Nov 2023 02:32:19 -0800 (PST) X-Google-Smtp-Source: AGHT+IHmOxhDTyNf+Ewx4kXPxTlzinzL2r3sLruEZd++T7wyrWPoRg8U/WBPUyCSbr4ghTMAXqDB X-Received: by 2002:a17:902:f302:b0:1c9:e508:ad54 with SMTP id c2-20020a170902f30200b001c9e508ad54mr23079110ple.13.1699266739312; Mon, 06 Nov 2023 02:32:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1699266739; cv=none; d=google.com; s=arc-20160816; b=VVXLeNqCHdQ4Sy6V5USyB3fGKB8OYjPBm8e02bb6QMrQ4SUn+7upG9riMA1TXxgHHP kUuF21umcalCvEAdshBabfzt8u8bR2rdup2ARxHj9iIZntW5NPai1F43xULaLtgM2r53 xpzLDYtu4XyOT/X3hkPpZ8g8EpodGCGiwbmv7hPLR9rP1gzNRrjgh0xhP2s5OpKfglZd u6mzSXu8vpHH7yT6sbqW6B1HZaIicGnwzFP1NGoZQrmSIHqync33w1X84KWh8KURsx6M aFRy3dGNMVR7wEdzBwgdrxyZLM7zmjQmRAH7Qz7PAc4k8N6Q1M49GzQVnjNl3m1Vkqsd e8iQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=Sdt/GjxjduuVynXxUKwvzjGwM8ufIG++52aWAu3gFOc=; fh=v6VUKEElNlboLIHsQt1UYRxfm9qYNjqoB+TW2MThS9w=; b=wadLtMq571UdcP7DUOTCeHlqJXlt72zE75AqAZJmoOpseFWbJHzvZ/0rwzRMB9FceY xvmGTf2r4P54PJhKcyGoUDcvM4xa4tk/6jpiBjB+0hsImJ6XL45qbOVD9AN6mgHZEJDf mzJ/PlmjuJplBXIo/pJ6+Yb9jMbSk7fXUwdwL1CMJO8NvtOin4ArTiDfPcrhUgI4EFiw kBjqLIOGkRn3kx//uQm/2BmC3UoyuAoFimARSLnzxMr9F9//h6KPbaRuwB1NlBiNR6hy 2FeUy5ije+IKY66CeIQm8Zh9T1JjgMMBgw6uivWTCOR4gD5r6aYozxWZykCu4S2csjVX XNKg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=FnoVll+R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from snail.vger.email (snail.vger.email. [23.128.96.37]) by mx.google.com with ESMTPS id e1-20020a170902f10100b001bda57935fasi7380027plb.64.2023.11.06.02.32.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Nov 2023 02:32:19 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) client-ip=23.128.96.37; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=FnoVll+R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id D854A80732B2; Mon, 6 Nov 2023 02:31:04 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230475AbjKFKa4 (ORCPT + 99 others); Mon, 6 Nov 2023 05:30:56 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37560 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229841AbjKFKay (ORCPT ); Mon, 6 Nov 2023 05:30:54 -0500 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7573E136; Mon, 6 Nov 2023 02:30:51 -0800 (PST) Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3A67scqR002206; Mon, 6 Nov 2023 10:30:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-transfer-encoding : content-type; s=qcppdkim1; bh=Sdt/GjxjduuVynXxUKwvzjGwM8ufIG++52aWAu3gFOc=; b=FnoVll+RZy0ER+iUHcXRlK6c1FJQQ43KjJuSSpwcxDX9EUiAzeE41nnM+GZNkqLBgNEA pztQsXIbqFsTeDPajBOJOBfzJwyEIrzfUiz+CJsHQHgVN9EC5OsyOnfOsEgMONBN5lQZ NtRp4YhgUurrX1tVqhYTgNqALD17z/pmpxQeaoOERlDyBtgpRdlDMeKyUxzZ8fvDXzxq 2VXW0tgqHUYRAa3Vpe89v7O8bzp70CjmF9OIZMDtXrz4shJnSLGTEoI1a//hfI6Ka7wp 8tDwxj5nSWRqU5/tRpCjVjdFUS4+ypaNy7F4rzfZIwgh3R305snIw2wrmWCdKY3k2F6T Aw== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3u5eqn3rs0-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 06 Nov 2023 10:30:47 +0000 Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3A6AUkbH028807 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 6 Nov 2023 10:30:46 GMT Received: from hu-imrashai-hyd.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.39; Mon, 6 Nov 2023 02:30:41 -0800 From: Imran Shaik To: Andy Gross , Konrad Dybcio , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson CC: Taniya Das , Imran Shaik , , , , , Ajit Pandey , Jagadeesh Kona Subject: [PATCH V3 0/4] Add support for Qualcomm ECPRI clock controller Date: Mon, 6 Nov 2023 16:00:23 +0530 Message-ID: <20231106103027.3988871-1-quic_imrashai@quicinc.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: Zy9cysLxFC-UmyUkR6Af65om494pUYm7 X-Proofpoint-ORIG-GUID: Zy9cysLxFC-UmyUkR6Af65om494pUYm7 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.987,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-06_09,2023-11-02_03,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 mlxscore=0 malwarescore=0 clxscore=1011 adultscore=0 impostorscore=0 mlxlogscore=794 priorityscore=1501 phishscore=0 lowpriorityscore=0 spamscore=0 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2310240000 definitions=main-2311060087 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Mon, 06 Nov 2023 02:31:05 -0800 (PST) The ECPRI clock controller support for QDU1000 and QRU1000. The clock controller has a special branch which requires an additional memory to be enabled/disabled before the branch ops. Changes since v2: - Updated the mem ops implementation as per the latest review comments - Updated the ecpricc driver as per the review comments Changes since v1: - Updated the dt-bindings - Modified mem ops logic as per the review comments - Update all the hex values to lowercase - Aligned the clock entries in DT as per the review comment Previous series: v2 - https://lore.kernel.org/linux-arm-msm/20231011090028.1706653-1-quic_imrashai@quicinc.com/ v1 - https://lore.kernel.org/linux-arm-msm/20230808051407.647395-1-quic_imrashai@quicinc.com/ Imran Shaik (3): dt-bindings: clock: qcom: Add ECPRICC clocks for QDU1000 and QRU1000 clk: qcom: Add ECPRICC driver support for QDU1000 and QRU1000 arm64: dts: qcom: qdu1000: Add ECPRI clock controller Taniya Das (1): clk: qcom: branch: Add mem ops support for branch2 clocks .../bindings/clock/qcom,qdu1000-ecpricc.yaml | 68 + arch/arm64/boot/dts/qcom/qdu1000.dtsi | 14 + drivers/clk/qcom/Kconfig | 9 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/clk-branch.c | 39 + drivers/clk/qcom/clk-branch.h | 21 + drivers/clk/qcom/ecpricc-qdu1000.c | 2456 +++++++++++++++++ .../dt-bindings/clock/qcom,qdu1000-ecpricc.h | 147 + 8 files changed, 2755 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,qdu1000-ecpricc.yaml create mode 100644 drivers/clk/qcom/ecpricc-qdu1000.c create mode 100644 include/dt-bindings/clock/qcom,qdu1000-ecpricc.h -- 2.25.1