Received: by 2002:a05:7412:40d:b0:e2:908c:2ebd with SMTP id 13csp248143rdf; Tue, 21 Nov 2023 01:14:19 -0800 (PST) X-Google-Smtp-Source: AGHT+IFN1PocAXfIn9+IBEQ+RM7OQcNvAemMPZfezdEiWqVrKQaMIRuVRuknJTBt8imt/sIDhAH3 X-Received: by 2002:a05:6358:924:b0:169:98e4:aeeb with SMTP id r36-20020a056358092400b0016998e4aeebmr10451313rwi.23.1700558059071; Tue, 21 Nov 2023 01:14:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1700558059; cv=none; d=google.com; s=arc-20160816; b=pU4/PpKxKKLNQGZhWChr7v4l6gHZDPUzKjpIS8shiuzaY9vupR7fGdT/1xkxqkkNZR mvxkd/H+/4wYSUkixDPZ7aiHY1exjUfeSOJa4b50z7TJyf1GQWGMkyR1NNElcNowwgYY /5QUVJQd63DIjL0wJ3xbe10hlr99Hz96tTVw0FVjvMd4abliE8rl7qa4enSnHIer/nLj undUNu9ixka7E/jxLeIVvLWoUf8Z+73OnEdEDNyiELT2ZaP/eMO6NtnEJ9yrHGKkqJH7 ByMF8W/kRZHrxdk89Ruzt8d2INBy5Mm4pA7+8wT6ofl2nVV/N0DS03Jia1f3H+eyPWAG EGmA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=H+jm6Kg3eCqfrQrj8qMxd+MCc+Ij2astjYFmycSJu/g=; fh=Oxw7S9QtMibG5U44dvwJxZ8BsCja/IFQw1TPuNwJu7c=; b=baqdpLS90tbTdrCnDgYTyo2gmY3nZBzfpIa18dpjqcxw5TnjiPVH+3eJn89kAUSjS2 //UWw5euml0MIudi1T4OwBJpmOxHWiNPFiNyGivW/E1yo//SDeWNPoDqNjxTtxFQ2H2J WXkB77Zf6lEFv9TRcgrt8tenZqE8GuDu3iFY5EE/Jps/1i4FbWB/dG9Bff/b1StipzAO LQKluzE71RUbQM/7kZRXEqDwxwkBN9ShOGNBgzgsj9WCHmA7+ItafoEwbEjsPcyWh0Ff KOe/PElJKp76WHc1iUn5wYwZXY3twMY2bDibItiHghkSZjfEuf46fcQH4h9f9uE0uwU5 uc6Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from groat.vger.email (groat.vger.email. [23.128.96.35]) by mx.google.com with ESMTPS id u22-20020a631416000000b005be1955657esi9975764pgl.127.2023.11.21.01.14.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Nov 2023 01:14:19 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) client-ip=23.128.96.35; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id 09555804EE59; Tue, 21 Nov 2023 01:14:06 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231372AbjKUJNr (ORCPT + 99 others); Tue, 21 Nov 2023 04:13:47 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55758 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231297AbjKUJNq (ORCPT ); Tue, 21 Nov 2023 04:13:46 -0500 Received: from rtits2.realtek.com.tw (rtits2.realtek.com [211.75.126.72]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8C56910E; Tue, 21 Nov 2023 01:13:42 -0800 (PST) X-SpamFilter-By: ArmorX SpamTrap 5.78 with qID 3AL9CLOM01506726, This message is accepted by code: ctloc85258 Received: from mail.realtek.com (rtexh36506.realtek.com.tw[172.21.6.27]) by rtits2.realtek.com.tw (8.15.2/2.95/5.92) with ESMTPS id 3AL9CLOM01506726 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Tue, 21 Nov 2023 17:12:21 +0800 Received: from RTEXDAG01.realtek.com.tw (172.21.6.100) by RTEXH36506.realtek.com.tw (172.21.6.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.17; Tue, 21 Nov 2023 17:12:21 +0800 Received: from RTEXH36506.realtek.com.tw (172.21.6.27) by RTEXDAG01.realtek.com.tw (172.21.6.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.7; Tue, 21 Nov 2023 17:12:19 +0800 Received: from localhost.localdomain (172.21.252.101) by RTEXH36506.realtek.com.tw (172.21.6.27) with Microsoft SMTP Server id 15.1.2507.17 via Frontend Transport; Tue, 21 Nov 2023 17:12:19 +0800 From: Jyan Chou To: , , , , , CC: , , , , , , , , , , , , Subject: [PATCH v7][4/4] dt-bindings: mmc: Add dt-bindings for realtek mmc driver Date: Tue, 21 Nov 2023 17:11:01 +0800 Message-ID: <20231121091101.5540-5-jyanchou@realtek.com> X-Mailer: git-send-email 2.42.0 In-Reply-To: <20231121091101.5540-1-jyanchou@realtek.com> References: <20231121091101.5540-1-jyanchou@realtek.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-KSE-ServerInfo: RTEXDAG01.realtek.com.tw, 9 X-KSE-AntiSpam-Interceptor-Info: fallback X-KSE-Antivirus-Interceptor-Info: fallback X-KSE-AntiSpam-Interceptor-Info: fallback X-Spam-Status: No, score=-0.8 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Tue, 21 Nov 2023 01:14:06 -0800 (PST) Document the device-tree bindings for Realtek SoCs mmc driver. Signed-off-by: Jyan Chou --- v6 -> v7: - Drop reset-names and realtek,m2tmx since it is not needed in our driver. v5 -> v6: - Drop the incorrect, generic compatible and modify it to specific. - Drop useless properties. - Modify bindings to make DTS and driver match. v4 -> v5: - Remove unused property, e.g.,cqe, resets, clock-freq-min-max. - Fix indentation. v3 -> v4: - Describe the items to make properties and item easy to understand. - Fix examples' indentation and compiling error. - Drop useless properties. v2 -> v3: - Modify dt-bindings' content and description. - Fix coding style. - Update the list of maintainers. v1 -> v2: - Add dt-bindings. --- --- .../bindings/mmc/realtek,rtd-dw-cqe-emmc.yaml | 153 ++++++++++++++++++ 1 file changed, 153 insertions(+) create mode 100644 Documentation/devicetree/bindings/mmc/realtek,rtd-dw-cqe-emmc.yaml diff --git a/Documentation/devicetree/bindings/mmc/realtek,rtd-dw-cqe-emmc.yaml b/Documentation/devicetree/bindings/mmc/realtek,rtd-dw-cqe-emmc.yaml new file mode 100644 index 000000000000..ae063fcae365 --- /dev/null +++ b/Documentation/devicetree/bindings/mmc/realtek,rtd-dw-cqe-emmc.yaml @@ -0,0 +1,153 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mmc/realtek,rtd-dw-cqe-emmc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Realtek DesignWare mobile storage host controller + +description: + Realtek uses the Synopsys DesignWare mobile storage host controller + to interface a SoC with storage medium. This file documents the Realtek + specific extensions. + +maintainers: + - Jyan Chou + +allOf: + - $ref: synopsys-dw-mshc-common.yaml# + +properties: + compatible: + enum: + - realtek,rtd1325-dw-cqe-emmc + - realtek,rtd1319-dw-cqe-emmc + - realtek,rtd1315e-dw-cqe-emmc + - realtek,rtd1619b-dw-cqe-emmc + + reg: + items: + - description: emmc base address + - description: cqhci base address + + reg-names: + items: + - const: emmc + - const: cqhci + + interrupts: + maxItems: 1 + + clocks: + maxItems: 4 + + clock-names: + items: + - const: biu + - const: ciu + - const: vp0 + - const: vp1 + + resets: + maxItems: 1 + + pinctrl-0: + description: + should contain default/high speed pin ctrl. + maxItems: 1 + + pinctrl-1: + description: + should contain sdr50 pin ctrl. + maxItems: 1 + + pinctrl-2: + description: + should contain ddr50 mode pin ctrl. + maxItems: 1 + + pinctrl-3: + description: + should contain hs200 speed pin ctrl. + maxItems: 1 + + pinctrl-4: + description: + should contain hs400 speed pin ctrl. + maxItems: 1 + + pinctrl-5: + description: + should contain tune0 pin ctrl. + maxItems: 1 + + pinctrl-6: + description: + should contain tune1 pin ctrl. + maxItems: 1 + + pinctrl-7: + description: + should contain tune2 pin ctrl. + maxItems: 1 + + pinctrl-8: + description: + should contain tune3 pin ctrl. + maxItems: 1 + + pinctrl-9: + description: + should contain tune4 pin ctrl. + maxItems: 1 + + pinctrl-names: + maxItems: 10 + +required: + - compatible + - reg + - reg-names + - interrupts + - clocks + - clock-names + - vmmc-supply + - pinctrl-names + - pinctrl-0 + - pinctrl-1 + - pinctrl-3 + - pinctrl-4 + - pinctrl-5 + - pinctrl-6 + - pinctrl-7 + - pinctrl-8 + - pinctrl-9 + +unevaluatedProperties: false + +examples: + - | + emmc: mmc@12000 { + compatible = "realtek,rtd1315e-dw-cqe-emmc"; + reg = <0x00012000 0x00600>, + <0x00012180 0x00060>; + reg-names = "emmc", "cqhci"; + interrupts = <0 42 4>; + clocks = <&cc 22>, <&cc 26>, <&cc 121>, <&cc 122>; + clock-names = "biu", "ciu", "vp0", "vp1"; + resets = <&rst 20>; + vmmc-supply = <®_vcc1v8>; + pinctrl-names = "default", "sdr50", "ddr50", "hs200", "hs400", + "tune0","tune1", "tune2","tune3", "tune4"; + pinctrl-0 = <&emmc_pins_sdr50>; + pinctrl-1 = <&emmc_pins_sdr50>; + pinctrl-2 = <&emmc_pins_ddr50>; + pinctrl-3 = <&emmc_pins_hs200>; + pinctrl-4 = <&emmc_pins_hs400>; + pinctrl-5 = <&emmc_pins_tune0>; + pinctrl-6 = <&emmc_pins_tune1>; + pinctrl-7 = <&emmc_pins_tune2>; + pinctrl-8 = <&emmc_pins_tune3>; + pinctrl-9 = <&emmc_pins_tune4>; + supports-cqe; + }; -- 2.42.0