Received: by 2002:a05:7412:40d:b0:e2:908c:2ebd with SMTP id 13csp1081703rdf; Wed, 22 Nov 2023 05:18:26 -0800 (PST) X-Google-Smtp-Source: AGHT+IH3Y1T4CjI9CkdXNqQEy+FQ/Uc8IWUhZvjW+CJY1E5uFdk2mVbgUyahBrJH88kk81wWltdR X-Received: by 2002:a05:6a20:8e0a:b0:18a:d4c5:2842 with SMTP id y10-20020a056a208e0a00b0018ad4c52842mr2271252pzj.33.1700659105914; Wed, 22 Nov 2023 05:18:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1700659105; cv=none; d=google.com; s=arc-20160816; b=m3OnZ0zSdZJBE/+EHea1HqykBqivnuj7sld2Xcp0SeZh1f9qpNdr45CEkegAhzB9l5 hbZomkk733rx3qy2h36RdwYRsbYeb9AjqwsWGfuLIyI/Aec5S4EkRYjIr/MCF/OfkXOX VwdzngYj7qnm6JP4vaXMoxgGIao38df6hgAWgQoMJ8RoexvQ7oHTynB8FE34vJ/46aEA w+Kd3c+MULAs80fQQZ809i/ENk75YaMy3wOSGeWstbCkWDGhCkv4sTVZcSaO7/c00vd8 /XxeRSD6QIWWvoZ73QZB1ldm7nf2jJFTK6tVAVRcBZgwmAP2KPBQQTDEMdXXzGhAQyrL URvA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=fZ6GXyH9BtvRyRHrxIXBbPXxpTXF//vxZ1bNd11Jjrs=; fh=gWTuF6Jn0kVKAPsNhWIn9v6S0QSAm48CjYPz/fj610I=; b=j5m3xXOVX9Ye3SIAJueFxvMUQwtR2nW56wG4n8HgvuSh5EyLlzgLFmKqfpAhTLX9S/ aWbCbzbHCVRVevcYV329jVo0sJHYs70gEK1LGlb+cJnjUKzOiakXITiOfF+SYtD7zoAi YHoHa9ex+4ogq4CHh9wCemoDVnVlAwOiXlJEOjDWAdGneLc09tC6o8LWLOLZk1pA1ax5 2rQf0KXOZ1SZ3ewF9+V22dYzZW3QVp1510pEf/+kqliNZ87E6rg0gzYnwpky76VJA4fN JEHCTkNdDXkZlCgrA+rnVdQjOW/9zep+yieqkUXvBP82NviosfxekPG6Cj1s3i1IgSzl l2OQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=VRDaNnfk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Return-Path: Received: from fry.vger.email (fry.vger.email. [23.128.96.38]) by mx.google.com with ESMTPS id y18-20020a056a00181200b006cbb7fdff10si4697410pfa.194.2023.11.22.05.18.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 22 Nov 2023 05:18:25 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) client-ip=23.128.96.38; Authentication-Results: mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=VRDaNnfk; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by fry.vger.email (Postfix) with ESMTP id C84FC808EE48; Wed, 22 Nov 2023 05:18:22 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at fry.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1343990AbjKVNR5 (ORCPT + 99 others); Wed, 22 Nov 2023 08:17:57 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57448 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1343981AbjKVNRz (ORCPT ); Wed, 22 Nov 2023 08:17:55 -0500 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B33B9199; Wed, 22 Nov 2023 05:17:51 -0800 (PST) Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.17.1.22/8.17.1.22) with ESMTP id 3AM8fMaL011963; Wed, 22 Nov 2023 14:17:30 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s= selector1; bh=fZ6GXyH9BtvRyRHrxIXBbPXxpTXF//vxZ1bNd11Jjrs=; b=VR DaNnfkAFtenUrC8uAdgX4V/yDHed02d35k9J9nvlWXtUMRCBV/n6L60JHyraUMON tYpLdcEIJX9UOpq4ynMa5UY503pdfMbWul9LR4qB6L37zk63J7VpbJOonvJnoodw iNAf9NV3GGx8ph3sRPcwoz5tuuohZtLu50AVl5Jwvm4JgPmF8Nz5jrZgnbTg1qtp CenAoS78jW8iBYXHp7mTajKwr2uOmeLCzPFbkeynI70lI4w6imuAqjAextMYG+Vp x4mzA0CUwlTpn5OLBwFVwaroqOfq/WSPTQ4VPWz3OG+K13wVblH7iIazvolRCizd G7CD1HXa2UYVOSkAsfAQ== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 3uen1pdd8p-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 22 Nov 2023 14:17:29 +0100 (CET) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 9F52810003E; Wed, 22 Nov 2023 14:17:28 +0100 (CET) Received: from Webmail-eu.st.com (shfdag1node1.st.com [10.75.129.69]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 8AD57229A85; Wed, 22 Nov 2023 14:17:28 +0100 (CET) Received: from [10.201.21.240] (10.201.21.240) by SHFDAG1NODE1.st.com (10.75.129.69) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Wed, 22 Nov 2023 14:17:27 +0100 Message-ID: <0750a835-65d9-4de3-be73-3e40554d4fa2@foss.st.com> Date: Wed, 22 Nov 2023 14:17:26 +0100 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 3/5] dt-bindings: stm32: add clocks and reset binding for stm32mp25 platform To: Rob Herring CC: Michael Turquette , Stephen Boyd , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Philipp Zabel , , , , , References: <20231116154952.1206705-1-gabriel.fernandez@foss.st.com> <20231116154952.1206705-4-gabriel.fernandez@foss.st.com> <20231119152354.GA216405-robh@kernel.org> Content-Language: en-US From: Gabriel FERNANDEZ In-Reply-To: <20231119152354.GA216405-robh@kernel.org> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [10.201.21.240] X-ClientProxiedBy: SHFCAS1NODE1.st.com (10.75.129.72) To SHFDAG1NODE1.st.com (10.75.129.69) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.987,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-22_09,2023-11-22_01,2023-05-22_02 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on fry.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (fry.vger.email [0.0.0.0]); Wed, 22 Nov 2023 05:18:23 -0800 (PST) Hi Rob, thanks for your review On 11/19/23 16:23, Rob Herring wrote: > On Thu, Nov 16, 2023 at 04:49:50PM +0100, gabriel.fernandez@foss.st.com wrote: >> From: Gabriel Fernandez >> >> Adds clock and reset binding entries for STM32MP25 SoC family >> >> Signed-off-by: Gabriel Fernandez >> --- >> .../bindings/clock/st,stm32mp25-rcc.yaml | 72 +++ >> include/dt-bindings/clock/st,stm32mp25-rcc.h | 492 ++++++++++++++++++ >> include/dt-bindings/reset/st,stm32mp25-rcc.h | 165 ++++++ >> 3 files changed, 729 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/clock/st,stm32mp25-rcc.yaml >> create mode 100644 include/dt-bindings/clock/st,stm32mp25-rcc.h >> create mode 100644 include/dt-bindings/reset/st,stm32mp25-rcc.h >> >> diff --git a/Documentation/devicetree/bindings/clock/st,stm32mp25-rcc.yaml b/Documentation/devicetree/bindings/clock/st,stm32mp25-rcc.yaml >> new file mode 100644 >> index 000000000000..1bdcfacd62d5 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/clock/st,stm32mp25-rcc.yaml >> @@ -0,0 +1,72 @@ >> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >> +%YAML 1.2 >> +--- >> +$id: http://devicetree.org/schemas/clock/st,stm32mp25-rcc.yaml# >> +$schema: http://devicetree.org/meta-schemas/core.yaml# >> + >> +title: STM32MP25 Reset Clock Controller >> + >> +maintainers: >> + - Gabriel Fernandez >> + >> +description: | >> + The RCC hardware block is both a reset and a clock controller. >> + RCC makes also power management (resume/supend). >> + >> + See also:: >> + include/dt-bindings/clock/st,stm32mp25-rcc.h >> + include/dt-bindings/reset/st,stm32mp25-rcc.h >> + >> +properties: >> + compatible: >> + enum: >> + - st,stm32mp25-rcc >> + >> + reg: >> + maxItems: 1 >> + >> + '#clock-cells': >> + const: 1 >> + >> + '#reset-cells': >> + const: 1 >> + >> + clocks: >> + description: Specifies oscillators. >> + maxItems: 5 >> + >> + clock-names: >> + items: >> + - const: hse >> + - const: hsi >> + - const: msi >> + - const: lse >> + - const: lsi > No idea what these TLAs are... Define them in clocks: > > clocks: > items: > - description: what hse is > - ... > okĀ  i will send a v3 Best Regards Gabriel