Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) client-ip=2620:137:e000::3:7;
From:   Donald Robson <donald.robson@imgtec.com>
To:     <dri-devel@lists.freedesktop.org>
CC:     <frank.binns@imgtec.com>, <matt.coster@imgtec.com>,
        <boris.brezillon@collabora.com>, <faith.ekstrand@collabora.com>,
        <airlied@gmail.com>, <daniel@ffwll.ch>,
        <maarten.lankhorst@linux.intel.com>, <mripard@kernel.org>,
        <tzimmermann@suse.de>, <afd@ti.com>, <hns@goldelico.com>,
        <matthew.brost@intel.com>, <christian.koenig@amd.com>,
        <luben.tuikov@amd.com>, <dakr@redhat.com>,
        <linux-kernel@vger.kernel.org>, <robh+dt@kernel.org>,
        <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>,
        <devicetree@vger.kernel.org>, <corbet@lwn.net>,
        <linux-doc@vger.kernel.org>,
        Sarah Walker <sarah.walker@imgtec.com>,
        Linus Walleij <linus.walleij@linaro.org>,
        Conor Dooley <conor.dooley@microchip.com>
Subject: [PATCH v9 03/20] dt-bindings: gpu: Add Imagination Technologies PowerVR/IMG GPU
Date:   Wed, 22 Nov 2023 16:34:24 +0000
Message-Id: <deb0a4659423a3b8a74addee7178b6df7679575d.1700668843.git.donald.robson@imgtec.com>
In-Reply-To: <cover.1700668843.git.donald.robson@imgtec.com>
References: <cover.1700668843.git.donald.robson@imgtec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?yw1ZY4fxy2+HsK0UB5oKBpH9mGSdf+a7wVbk1Zj0jt+CVrTepOHb4CeUaE7c?=
 =?us-ascii?Q?exznUW8NBPEsbLA0XKcqVo6rVS3i5ZcNe/EfuuzmzD1g/dpWFKf+gJRGNt2L?=
 =?us-ascii?Q?nMENx5Yju47IkIjO7N/cQt53O6doCTwDO7fERDPnMnl1EYLfXcHze15jhfg8?=
 =?us-ascii?Q?wEP4o2TX2sJt+KCW8Tf0YqtXfuckAA/43yJstHb6YzX987ynCYjgZtJB/rbU?=
 =?us-ascii?Q?7rCcx6S5wO7B3eXTn9+8QopbIbRQemQI8ygTDtcOmJNn4gYbRPCL27h1Z0fN?=
 =?us-ascii?Q?r89iYoLSovSVYKup053zv4sP9nBW8vdh7K4CrBrY2wrGrNu4y4mM12v8wHnp?=
 =?us-ascii?Q?kslBYSb4eOLAI05VqbaV60u6Lc1hJzRFYqCwRAN+g5g5i4vBWc398OTqjsPX?=
 =?us-ascii?Q?zU9mwEh6dBZRgU1FdLwLe4nbaP8hnyRNIjDI8vJIpf/9zVC1SbCy4Xy7wktc?=
 =?us-ascii?Q?+3zkXJWYhADSevkAOiiv6Lh3dF13F7m1aiRQPMAn+69pGR6dx0Zqf5H5cdi0?=
 =?us-ascii?Q?OO30wzIiAyy98GtPGoLQcigVB7kScoRY/hbRks9ySyRHzLwujC1o83bsBwgB?=
 =?us-ascii?Q?Odxd+soNf+GhdDEYtXel10I/tdgCnDinf2Z3Kb3s3JcwNVvB7vJ59oikRaFM?=
 =?us-ascii?Q?krkmZowT9dFCGUIFXwzrpmRTHLrGMsIE63+rfknofTEidagxVgGg6Zq90BAJ?=
 =?us-ascii?Q?9LhQ4fhGgx/hwLRBXQVoQEIA6jJxdWIOoTPLclN3ctBgucewYO0fh5kXqIkx?=
 =?us-ascii?Q?vbP4m7AzncsC/D8fGTiOsdzrhXx0WhNdz7YZANdgMAbc4gFfNWmaJo5Cx/uT?=
 =?us-ascii?Q?pFotM1zdYsOMhTNR5uaSicfiSGBZD1wTxCt9fqYd86zuJDkQrOxVcuFzs+V7?=
 =?us-ascii?Q?AvnoKxcPbLq9sh5jpfIlAmIUu3siOpYy7pQZCmkyYRTp8Z0EuHgblVPRk2iy?=
 =?us-ascii?Q?jZKRKnJvnaTTNwaKBkLv97Da80vPP2AdFIIevj50Zq44CHH6Ez6WhmeMKiKK?=
 =?us-ascii?Q?aZ5w59jMn8BAoHcuYQJ9oQLUB/+MvQSt9EL4Av8/1KKzozZPr9Hx/ixE8vjp?=
 =?us-ascii?Q?yKEF4yiHB9s+Fsxa4pTX/YOqsQmvUHm7fo+dHnzfJHoLd5D0WSHtPYSTMio4?=
 =?us-ascii?Q?t0eqY4VR5yz/chfMRYGZFKY4KRi0SRiakoxV+mQFBfq96LV/4iLU66RIZTVI?=
 =?us-ascii?Q?5i6ehCRuPsyhHib5fkqKFMF5FCwXpKB/wf1DLVKjEO8m9vsXaQ+H8dpCtnT2?=
 =?us-ascii?Q?8fXAyGAIEbMmKY0y8tVWw9B9RLYLiVv1J7bdA7MTZYi7On2C5hUN3QxK9XbE?=
 =?us-ascii?Q?l1NnOBUUK/O6SMGDIe8XanLSWWbiDuvqaBcRHph5Fwk7xV0Hx5J0qPnpJ35A?=
 =?us-ascii?Q?sRiY2FU0MmSR4FDaPk/oswvCXhLDFd9ncglwTyGQqIgqtdNeLg/qfpnvy9Ey?=
 =?us-ascii?Q?f2ZrkUjiSiC1Ig8KJPwXaWHole+DwrmpniB99/psvgoduTJfM0yVjCEj23Lb?=
 =?us-ascii?Q?OW1wnxScHAtzhnJdJnm42FZdoLZQIvxkQbz4bu4hMwZHoYBGArGOlnifDHP3?=
 =?us-ascii?Q?fhSZLytv7r82ho2vU+N3I05SvNF0d4Ik6qotSCqWAGc6Ki0Rrsy2ylzVynmu?=
 =?us-ascii?Q?5A=3D=3D?=
X-MS-Exchange-CrossTenant-Network-Message-Id: 3060ec49-ff8f-43d3-dcae-08dbeb78fc7b
X-MS-Exchange-CrossTenant-AuthSource: CWLP265MB5770.GBRP265.PROD.OUTLOOK.COM
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Nov 2023 16:35:06.8489
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 0d5fd8bb-e8c2-4e0a-8dd5-2c264f7140fe
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 9SjwIkjIYaNhsJArvrYMoWWm1z4x06O0GSRl1WI1MV0Hc2Hu2ry4GyIsPwhBS53WNihejqp9S/g8cO96nrCIlMvflgGwsH0yODaOBbA8MJg=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CWLP265MB5329
X-OriginatorOrg: imgtec.com
X-EXCLAIMER-MD-CONFIG: 15a78312-3e47-46eb-9010-2e54d84a9631
X-Proofpoint-GUID: HX3RrrtLg_HfH0YY5NEzrdnMd08_I1H0
X-Proofpoint-ORIG-GUID: HX3RrrtLg_HfH0YY5NEzrdnMd08_I1H0
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED,
        SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Wed, 22 Nov 2023 08:36:37 -0800 (PST)

From: Sarah Walker <sarah.walker@imgtec.com>

Add the device tree binding documentation for the IMG AXE GPU used in
TI AM62 SoCs.

Co-developed-by: Frank Binns <frank.binns@imgtec.com>
Signed-off-by: Frank Binns <frank.binns@imgtec.com>
Signed-off-by: Sarah Walker <sarah.walker@imgtec.com>
Signed-off-by: Donald Robson <donald.robson@imgtec.com>
Reviewed-by: Maxime Ripard <mripard@kernel.org>
Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
---
Changes since v8:
- Updated maintainer

Changes since v7:
- Updated maintainer

Changes since v6:
- Remove unused gpu label from example
- Updated maintainer

Changes since v5:
- Update compatible string & description to match marketing name
- Remove unnecessary clock-names definition in ti,am62-gpu constraints
- Document that GPU revision is discoverable

Changes since v4:
- Add clocks constraint for ti,am62-gpu
- Remove excess address and size cells in example
- Remove interrupt name and add maxItems
- Make property order consistent between dts and bindings doc
- Update example to match dts

Changes since v3:
- Remove oneOf in compatible property
- Remove power-supply (not used on AM62)

Changes since v2:
- Add commit message description
- Remove mt8173-gpu support (not currently supported)
- Drop quotes from $id and $schema
- Remove reg: minItems
- Drop _clk suffixes from clock-names
- Remove operating-points-v2 property and cooling-cells (not currently
  used)
- Add additionalProperties: false
- Remove stray blank line at the end of file

 .../devicetree/bindings/gpu/img,powervr.yaml  | 73 +++++++++++++++++++
 MAINTAINERS                                   |  7 ++
 2 files changed, 80 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/gpu/img,powervr.yaml

diff --git a/Documentation/devicetree/bindings/gpu/img,powervr.yaml b/Documentation/devicetree/bindings/gpu/img,powervr.yaml
new file mode 100644
index 000000000000..a13298f1a182
--- /dev/null
+++ b/Documentation/devicetree/bindings/gpu/img,powervr.yaml
@@ -0,0 +1,73 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+# Copyright (c) 2023 Imagination Technologies Ltd.
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/gpu/img,powervr.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Imagination Technologies PowerVR and IMG GPU
+
+maintainers:
+  - Frank Binns <frank.binns@imgtec.com>
+
+properties:
+  compatible:
+    items:
+      - enum:
+          - ti,am62-gpu
+      - const: img,img-axe # IMG AXE GPU model/revision is fully discoverable
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    minItems: 1
+    maxItems: 3
+
+  clock-names:
+    items:
+      - const: core
+      - const: mem
+      - const: sys
+    minItems: 1
+
+  interrupts:
+    maxItems: 1
+
+  power-domains:
+    maxItems: 1
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - clock-names
+  - interrupts
+
+additionalProperties: false
+
+allOf:
+  - if:
+      properties:
+        compatible:
+          contains:
+            const: ti,am62-gpu
+    then:
+      properties:
+        clocks:
+          maxItems: 1
+
+examples:
+  - |
+    #include <dt-bindings/interrupt-controller/irq.h>
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+    #include <dt-bindings/soc/ti,sci_pm_domain.h>
+
+    gpu@fd00000 {
+        compatible = "ti,am62-gpu", "img,img-axe";
+        reg = <0x0fd00000 0x20000>;
+        clocks = <&k3_clks 187 0>;
+        clock-names = "core";
+        interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
+        power-domains = <&k3_pds 187 TI_SCI_PD_EXCLUSIVE>;
+    };
diff --git a/MAINTAINERS b/MAINTAINERS
index 8a70be8f08ee..59c60abf341e 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -10392,6 +10392,13 @@ IMGTEC IR DECODER DRIVER
 S:	Orphan
 F:	drivers/media/rc/img-ir/
 
+IMGTEC POWERVR DRM DRIVER
+M:	Frank Binns <frank.binns@imgtec.com>
+M:	Donald Robson <donald.robson@imgtec.com>
+M:	Matt Coster <matt.coster@imgtec.com>
+S:	Supported
+F:	Documentation/devicetree/bindings/gpu/img,powervr.yaml
+
 IMON SOUNDGRAPH USB IR RECEIVER
 M:	Sean Young <sean@mess.org>
 L:	linux-media@vger.kernel.org
-- 
2.25.1