Received: by 2002:a05:7412:419a:b0:f3:1519:9f41 with SMTP id i26csp1744606rdh; Sat, 25 Nov 2023 01:14:15 -0800 (PST) X-Google-Smtp-Source: AGHT+IFucwkZptWdgx6NVctCfOiaTvWARF2h24Jh4lqhl7ejwuz7N/wztel1RoQE/27BWRbm/pJE X-Received: by 2002:a17:90a:198:b0:285:910a:98b4 with SMTP id 24-20020a17090a019800b00285910a98b4mr3996226pjc.24.1700903655308; Sat, 25 Nov 2023 01:14:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1700903655; cv=none; d=google.com; s=arc-20160816; b=BjzUVb+S9QnArHTahAOnJ0nOo4C4Hr4mVt5a0h4S3cTK7GONPsfi12hjmhpc0QTbaP LnLktpXS1kMr3oyNv3GrY+MbOtDe4SKdesEMkbQvlJjT+jT0LI+dNfC5fa84tc0S1s28 P3j8QAIQxjCLEApwIr7VVZmTbb8YFTtvqnXJcmRwxFEQmXcoT5nfYKAp4B864FAnTSfq ejdLdyxuw074EO785tL63+q31laZvAqRK4XJzLWGAm2hsLS+gv40hXJ+FJy5G1vlsakB lBPzyI9ZXl6EHmXSHlmU9t1WMWqYTMrizalcu62R6MJwboXADSGWWRNTBte73AUpHpWq HfuQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=3HSrYJXMj6sfwX0ULXGHWMMA0r+E91CgiLXw1uDjx7g=; fh=xT57esxNWbJxur0MGw9abUbhrdvHR4EYjT587BHEbQo=; b=NdsUtLJi6Qp7ihcisHH0VdM5uFRhntCJJVX69k/6wzC+hKiPqRlt24/Bu21jL4upMW amI73wMg6QTUSZmeJFKDN4iChb2Lfhn3T/3XPXoDYnKJBPCoY6AsDBBQeb1HyL84FtZP 5kRB1c5ckR5HoV+9Gc80nDFJgzG41yKDzJxl977aPGBS14URTbdldvZDCAf3XTmPp0AC s7BPU2gXz60UOri5tAhAyMU7Qzq/Wqo08JKA4Kjs9l9jEWcmMiaxGzD4NkNZ5mP8nLkA AzLzPPYufNWoxm46T3oZrXpgBvwhCirU+q9ll07rBhm/Bw8qldKSiselvzqbLDgxt11q ucjA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=j3gwkt87; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from lipwig.vger.email (lipwig.vger.email. [2620:137:e000::3:3]) by mx.google.com with ESMTPS id o11-20020a17090ad24b00b0028515bd32a2si5687685pjw.81.2023.11.25.01.14.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Nov 2023 01:14:15 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) client-ip=2620:137:e000::3:3; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=j3gwkt87; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by lipwig.vger.email (Postfix) with ESMTP id F160F807C5CD; Sat, 25 Nov 2023 01:11:37 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at lipwig.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231799AbjKYJLU (ORCPT + 99 others); Sat, 25 Nov 2023 04:11:20 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48970 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229483AbjKYJLT (ORCPT ); Sat, 25 Nov 2023 04:11:19 -0500 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 05765D62 for ; Sat, 25 Nov 2023 01:11:25 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1700903486; x=1732439486; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=rNMSaxsjdkaCgXRadXq5vkklr92/6uV1TFJF/OoG9ek=; b=j3gwkt87AALDlUGM8E+qWVgqA0NU1nn0Zb0xQV+x7pPDOkNNwkPvK/af 8iE+E2ULWFduIUj+EBgeFtY1Avl3g7a2VmhP2z0DVTQiryj+lqKMuk5RV +wL1HA0l3OI5o1WQqvSIeDeBnZy8noM5IpJxw/NnAjWiMH+72DvHtNAUC dXpy1soe1JiJEtOM7Ed1AiO0ssht+9Xz40+dqZqHkkgvxXBarRO1WBbJX 2CWPX/YQ47r4rVYjsgsgaZizze688hMYwZ0abYpY9+hZyMRWuoUPZcLvU MS1fsDjPyz3+ex2dlnPRU1oubfftTvtXlw7J+ofrrkVR6BXjzwKGHRZTY g==; X-IronPort-AV: E=McAfee;i="6600,9927,10904"; a="5659820" X-IronPort-AV: E=Sophos;i="6.04,226,1695711600"; d="scan'208";a="5659820" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 25 Nov 2023 01:11:25 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10904"; a="761167332" X-IronPort-AV: E=Sophos;i="6.04,226,1695711600"; d="scan'208";a="761167332" Received: from lkp-server01.sh.intel.com (HELO d584ee6ebdcc) ([10.239.97.150]) by orsmga007.jf.intel.com with ESMTP; 25 Nov 2023 01:11:22 -0800 Received: from kbuild by d584ee6ebdcc with local (Exim 4.96) (envelope-from ) id 1r6oh6-0003pP-17; Sat, 25 Nov 2023 09:11:20 +0000 Date: Sat, 25 Nov 2023 17:10:31 +0800 From: kernel test robot To: guoren@kernel.org, mark.rutland@arm.com, peterz@infradead.org, keescook@chromium.org, paulmck@kernel.org, ubizjak@gmail.com, tglx@linutronix.de Cc: oe-kbuild-all@lists.linux.dev, linux-kernel@vger.kernel.org, Guo Ren Subject: Re: [PATCH V2] locking/atomic: scripts: Increase template priority in order variants Message-ID: <202311251711.9SeU47cN-lkp@intel.com> References: <20231125013025.3620560-1-guoren@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20231125013025.3620560-1-guoren@kernel.org> X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lipwig.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (lipwig.vger.email [0.0.0.0]); Sat, 25 Nov 2023 01:11:38 -0800 (PST) Hi, kernel test robot noticed the following build warnings: [auto build test WARNING on kees/for-next/pstore] [also build test WARNING on kees/for-next/kspp] [cannot apply to linus/master v6.7-rc2 next-20231124] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/guoren-kernel-org/locking-atomic-scripts-Increase-template-priority-in-order-variants/20231125-093207 base: https://git.kernel.org/pub/scm/linux/kernel/git/kees/linux.git for-next/pstore patch link: https://lore.kernel.org/r/20231125013025.3620560-1-guoren%40kernel.org patch subject: [PATCH V2] locking/atomic: scripts: Increase template priority in order variants config: i386-defconfig (https://download.01.org/0day-ci/archive/20231125/202311251711.9SeU47cN-lkp@intel.com/config) compiler: gcc-7 (Ubuntu 7.5.0-6ubuntu2) 7.5.0 reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20231125/202311251711.9SeU47cN-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202311251711.9SeU47cN-lkp@intel.com/ All warnings (new ones prefixed by >>): In file included from arch/x86/include/asm/atomic.h:8:0, from include/linux/atomic.h:7, from include/linux/cpumask.h:13, from arch/x86/include/asm/cpumask.h:5, from arch/x86/include/asm/msr.h:11, from arch/x86/include/asm/processor.h:23, from arch/x86/include/asm/timex.h:5, from include/linux/timex.h:67, from include/linux/time32.h:13, from include/linux/time.h:60, from include/linux/compat.h:10, from kernel/futex/core.c:34: kernel/futex/core.c: In function 'raw_atomic64_cmpxchg_relaxed': >> arch/x86/include/asm/cmpxchg.h:130:2: warning: '__ret' is used uninitialized in this function [-Wuninitialized] __ret; \ ^~~~~ arch/x86/include/asm/cmpxchg.h:87:21: note: '__ret' was declared here __typeof__(*(ptr)) __ret; \ ^ arch/x86/include/asm/cmpxchg.h:134:2: note: in expansion of macro '__raw_cmpxchg' __raw_cmpxchg((ptr), (old), (new), (size), LOCK_PREFIX) ^~~~~~~~~~~~~ arch/x86/include/asm/cmpxchg.h:149:2: note: in expansion of macro '__cmpxchg' __cmpxchg(ptr, old, new, sizeof(*(ptr))) ^~~~~~~~~ include/linux/atomic/atomic-arch-fallback.h:91:29: note: in expansion of macro 'arch_cmpxchg' #define raw_cmpxchg_relaxed arch_cmpxchg ^~~~~~~~~~~~ include/linux/atomic/atomic-arch-fallback.h:4107:9: note: in expansion of macro 'raw_cmpxchg_relaxed' return raw_cmpxchg_relaxed(&v->counter, old, new); ^~~~~~~~~~~~~~~~~~~ In function 'raw_atomic64_cmpxchg_relaxed', inlined from 'get_inode_sequence_number' at include/linux/atomic/atomic-instrumented.h:2817:9, inlined from 'get_futex_key' at kernel/futex/core.c:387:23: arch/x86/include/asm/cmpxchg.h:128:3: error: call to '__cmpxchg_wrong_size' declared with attribute error: Bad argument size for cmpxchg __cmpxchg_wrong_size(); \ ^~~~~~~~~~~~~~~~~~~~~~ arch/x86/include/asm/cmpxchg.h:134:2: note: in expansion of macro '__raw_cmpxchg' __raw_cmpxchg((ptr), (old), (new), (size), LOCK_PREFIX) ^~~~~~~~~~~~~ arch/x86/include/asm/cmpxchg.h:149:2: note: in expansion of macro '__cmpxchg' __cmpxchg(ptr, old, new, sizeof(*(ptr))) ^~~~~~~~~ include/linux/atomic/atomic-arch-fallback.h:91:29: note: in expansion of macro 'arch_cmpxchg' #define raw_cmpxchg_relaxed arch_cmpxchg ^~~~~~~~~~~~ include/linux/atomic/atomic-arch-fallback.h:4107:9: note: in expansion of macro 'raw_cmpxchg_relaxed' return raw_cmpxchg_relaxed(&v->counter, old, new); ^~~~~~~~~~~~~~~~~~~ vim +/__ret +130 arch/x86/include/asm/cmpxchg.h e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 79 e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 80 /* e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 81 * Atomic compare and exchange. Compare OLD with MEM, if identical, e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 82 * store NEW in MEM. Return the initial value in MEM. Success is e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 83 * indicated by comparing RETURN with OLD. e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 84 */ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 85 #define __raw_cmpxchg(ptr, old, new, size, lock) \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 86 ({ \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 87 __typeof__(*(ptr)) __ret; \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 88 __typeof__(*(ptr)) __old = (old); \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 89 __typeof__(*(ptr)) __new = (new); \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 90 switch (size) { \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 91 case __X86_CASE_B: \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 92 { \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 93 volatile u8 *__ptr = (volatile u8 *)(ptr); \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 94 asm volatile(lock "cmpxchgb %2,%1" \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 95 : "=a" (__ret), "+m" (*__ptr) \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 96 : "q" (__new), "0" (__old) \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 97 : "memory"); \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 98 break; \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 99 } \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 100 case __X86_CASE_W: \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 101 { \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 102 volatile u16 *__ptr = (volatile u16 *)(ptr); \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 103 asm volatile(lock "cmpxchgw %2,%1" \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 104 : "=a" (__ret), "+m" (*__ptr) \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 105 : "r" (__new), "0" (__old) \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 106 : "memory"); \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 107 break; \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 108 } \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 109 case __X86_CASE_L: \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 110 { \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 111 volatile u32 *__ptr = (volatile u32 *)(ptr); \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 112 asm volatile(lock "cmpxchgl %2,%1" \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 113 : "=a" (__ret), "+m" (*__ptr) \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 114 : "r" (__new), "0" (__old) \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 115 : "memory"); \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 116 break; \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 117 } \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 118 case __X86_CASE_Q: \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 119 { \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 120 volatile u64 *__ptr = (volatile u64 *)(ptr); \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 121 asm volatile(lock "cmpxchgq %2,%1" \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 122 : "=a" (__ret), "+m" (*__ptr) \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 123 : "r" (__new), "0" (__old) \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 124 : "memory"); \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 125 break; \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 126 } \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 127 default: \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 128 __cmpxchg_wrong_size(); \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 129 } \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 @130 __ret; \ e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 131 }) e9826380d83d1b Jeremy Fitzhardinge 2011-08-18 132 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki