Received: by 2002:a05:7412:419a:b0:f3:1519:9f41 with SMTP id i26csp4507203rdh; Wed, 29 Nov 2023 03:32:50 -0800 (PST) X-Google-Smtp-Source: AGHT+IE4k30r/Ka3a0G+CzPvckhRVFtsVJr07aYIFVna7P7Rx2ja6E9bv/1S4b22P3ckPSBZaIBO X-Received: by 2002:aca:1c02:0:b0:3ae:156f:d325 with SMTP id c2-20020aca1c02000000b003ae156fd325mr19324229oic.58.1701257570026; Wed, 29 Nov 2023 03:32:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701257569; cv=none; d=google.com; s=arc-20160816; b=EojxzpLNYLGE/eCy8dbF9CkdE4P2KJsFOE9AiS14xurqK0PP8AfS2MILEcncfMmHBi U6/ldd1x3caVifuSFpfGPN0rYjt+JETYHo9qBWWzacDcDFnlLp85Rljy03bWWQsl7C6a fLNo7qq/35rqe6RVexOgNeF6lZdSMJwWGGzh2/r340OYDT0K++geiTULD8KtXvk5gdDh iuO5rc2A//NRhZFaHGWIAvHuG8g6khzXJ5ZEOqT1Pj7/83+Rf2I59/MSV37wTl2G4t3l /NwmzeA6fmCHiem3Mm+oY8/IUBiIZP4HJuHamqENPWm1/g6OwHPXPpaj1l6gifw9q+rP LiKA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:organization:user-agent:in-reply-to :content-disposition:mime-version:references:mail-followup-to :reply-to:message-id:subject:to:from:date:dkim-signature; bh=a3wihwtEZEcQic8fAy6oscvXB1XyE3Q5FK63++zKt7s=; fh=5Ap+ddjBMP3W3rWZC0yhYxdTXgdXcOBxzFcMIzeScv0=; b=B6pFgAMT27Kadbs7Rj/tzDpQWk1Q1EOZE3hJLtKKS6GompxOzyas8LxOpGIc+A/uG9 Vip+c6BlO1lnzf0PMEdCpsMNMIRqQGt8i7t1TCU2hQDDZg1yBj3RG7HlSGSLqYitfp6O 4ffP3x0J3ZzyHlSevOdeYRt1Nbg8dfYaC4RdaPHvYX5swPnrx7tba9CaHv5Not5Dv4pw MvTX5ltqTRb9hTVBHGbwqzU8GGvc/Z/rYcNr7wdzybdz/3flAF0PM3KUaGgN6uNMyCrM jBGeBh99fDuOaAeiLRrTl4vPEAqyF9dMjLxFg9awiVRuGY1cJz+GC+qubSpBJFIMZ+Z9 Z/Rw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@riscv-rocks.de header.s=google header.b=UBhodju+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from snail.vger.email (snail.vger.email. [2620:137:e000::3:7]) by mx.google.com with ESMTPS id t16-20020a656090000000b0059b71fb147dsi1595447pgu.264.2023.11.29.03.32.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 Nov 2023 03:32:49 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) client-ip=2620:137:e000::3:7; Authentication-Results: mx.google.com; dkim=pass header.i=@riscv-rocks.de header.s=google header.b=UBhodju+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id 66EC6806AFF9; Wed, 29 Nov 2023 03:32:48 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231948AbjK2Lch (ORCPT + 99 others); Wed, 29 Nov 2023 06:32:37 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36520 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231561AbjK2Lcg (ORCPT ); Wed, 29 Nov 2023 06:32:36 -0500 Received: from mail-wm1-x334.google.com (mail-wm1-x334.google.com [IPv6:2a00:1450:4864:20::334]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C0DD2183 for ; Wed, 29 Nov 2023 03:32:41 -0800 (PST) Received: by mail-wm1-x334.google.com with SMTP id 5b1f17b1804b1-40a4848c6e1so47345585e9.1 for ; Wed, 29 Nov 2023 03:32:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscv-rocks.de; s=google; t=1701257560; x=1701862360; darn=vger.kernel.org; h=organization:user-agent:in-reply-to:content-disposition :mime-version:references:mail-followup-to:reply-to:message-id :subject:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=a3wihwtEZEcQic8fAy6oscvXB1XyE3Q5FK63++zKt7s=; b=UBhodju+NjvuBL2QydEM+gh9NTr6Y//JMK+CK2o9SAKoaLUF9PjjwoiWmfa23qILq6 ecjxmZXdj/sWnFBJRWcEDfhd/llZ8nwNJ2u3pGxuGA0r8jzhXt6ajybs8Zcp4+5q2/Un q4FfnSClQC3nVR1+uTL0/vUTJwaJiZDtudxvgJpcVc0tdEKG3u0Q4j3nYtQS170AnEiZ dC2jwDLGOAHXn/N/d2Jn2ZJ4MApig3nd3gwws9PNstos103c6zfj3NwSGOPHN5bBRnpO TinjZoUzIrvp7P6Dpmem/El1ywIpKY9A362XFqvyJNe+h+yAkEOUFfI21ri6isjyh9cq cGwA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1701257560; x=1701862360; h=organization:user-agent:in-reply-to:content-disposition :mime-version:references:mail-followup-to:reply-to:message-id :subject:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=a3wihwtEZEcQic8fAy6oscvXB1XyE3Q5FK63++zKt7s=; b=DY9Pzxmsid408Jk+oyVJwiZCxkl3dYIEs6h0Cs2xHx3KS35v8CTLrM5gcCNQwB2IUm cENNEOKvgHjHQAsBxmDZ6F7XtDF0fbqEYs5gOKUkNPGdwGa6KS4ekCjLqydC45drkeP8 SyBUbB6DE5QfDIZc/SjC3WysuY+/yW7iF9+GIrnpsMAP9HyXR8uls9fHTDRmrDHOTQaK BLwxgoYG9sCnGwlanOlNAXIAbdDVCipPe7ycuA3KfYo+TcDUlJY+PDfQ88JEhlHK8qDt rFP+M0Cptyjv/8dlnPf6msyThh8isNok2aNi5ElIYZodLZ663eg13IVmWOejaCGSewDP 6BNg== X-Gm-Message-State: AOJu0YwFq/ROn+X1rA5Twr5+6KzRMkhNkqVHIQKUiOTj25fO0tvuxn2K /+2LUJAsSVX+qxWEZkFx4Y19eA== X-Received: by 2002:a05:600c:1546:b0:40b:4da2:d2b5 with SMTP id f6-20020a05600c154600b0040b4da2d2b5mr3879059wmg.3.1701257559971; Wed, 29 Nov 2023 03:32:39 -0800 (PST) Received: from fedora.fritz.box (p549451cc.dip0.t-ipconnect.de. [84.148.81.204]) by smtp.gmail.com with ESMTPSA id az17-20020a05600c601100b004063c9f68f2sm1897283wmb.26.2023.11.29.03.32.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 Nov 2023 03:32:39 -0800 (PST) Date: Wed, 29 Nov 2023 12:32:37 +0100 From: Damian Tometzki To: Minda Chen , Conor Dooley , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , Lorenzo Pieralisi , Daire McNamara , Emil Renner Berthing , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, linux-pci@vger.kernel.org, Paul Walmsley , Palmer Dabbelt , Albert Ou , Philipp Zabel , Mason Huo , Leyfoon Tan , Kevin Xie Subject: Re: [PATCH v11 0/20] Refactoring Microchip PCIe driver and add StarFive PCIe Message-ID: Reply-To: Damian Tometzki Mail-Followup-To: Minda Chen , Conor Dooley , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , Lorenzo Pieralisi , Daire McNamara , Emil Renner Berthing , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, linux-pci@vger.kernel.org, Paul Walmsley , Palmer Dabbelt , Albert Ou , Philipp Zabel , Mason Huo , Leyfoon Tan , Kevin Xie References: <20231115114912.71448-1-minda.chen@starfivetech.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt X-Operating-System: Linux Fedora release 39 (Thirty Nine) (Kernel 6.7.0-rc3) Organization: Linux hacker X-Spam-Status: No, score=-1.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_SOFTFAIL,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Wed, 29 Nov 2023 03:32:48 -0800 (PST) On Wed, 29. Nov 07:39, Damian Tometzki wrote: > Hello Minda, > > i tried this Patchset on Linux-6.6.3 but boot with nvme doesnt work. Linux doesnt find > /root partition /dev/nvme0n1p4. > I dont know if it has anything to do with this patchset ? > Best regards > Damian Hi, some additional information: Begin: Running /scripts/local-block ... done. Begin: Running /scripts/local-block ... done. [ 11.097653] /soc/pcie@940000000: Failed to get clk index: 1 ret: -517 [ 11.104147] pcie-starfive 940000000.pcie: error -ENODEV: failed to get pcie clocks [ 11.111981] /soc/pcie@9c0000000: Failed to get clk index: 1 ret: -517 [ 11.118451] pcie-starfive 9c0000000.pcie: error -ENODEV: failed to get pcie clocks [ 11.126371] platform 17020000.pinctrl: deferred probe pending [ 11.132145] platform 16010000.mmc: deferred probe pending Begin: Running /scripts/local-block ... done. Begin: Running /scripts/local-block ... done. Damian > > On Wed, 15. Nov 19:48, Minda Chen wrote: > > This patchset final purpose is add PCIe driver for StarFive JH7110 SoC. > > JH7110 using PLDA XpressRICH PCIe IP. Microchip PolarFire Using the > > same IP and have commit their codes, which are mixed with PLDA > > controller codes and Microchip platform codes. > > > > For re-use the PLDA controller codes, I request refactoring microchip > > codes, move PLDA common codes to PLDA files. > > Desigware and Cadence is good example for refactoring codes. > > > > ---------------------------------------------------------- > > The refactoring patches total number is 16,(patch 1-16) > > which do NOT contain changing logic of codes. > > > > These patches just contain three type basic operations. > > (rename, modify codes to support starfive platform, and moving to common file) > > If these patched are all be reviewed. They can be accepted first. > > > > Refactoring patches can be devided to different groups > > 1. (patch 1- 3 is the prepare work of refactoring) > > patch1 is move PLDA XpressRICH PCIe host common properties dt-binding > > docs from microchip,pcie-host.yaml > > patch2 is move PolarFire codes to PLDA directory. > > patch3 is move PLDA IP register macros to plda-pcie.h > > > > 2. (patch4 - 6 is processing and re-use PCIe host instance) > > patch4 is add bridge_addr field to PCIe host instance. > > patch5 is rename data structure in microchip codes. > > patch6 is moving two data structures to head file > > > > 3. (patch 7 - 9 are for re-use two PCIe setup function) > > patch7 is rename two setup functions in microchip codes, prepare to move > > to common file. > > patch8 is change the arguments of plda_pcie_setup_iomems() > > patch9 is move the two setup functions to common file pcie-plda-host.c > > > > 4.(patch 10 - 16 are for re-use interupt processing codes) > > patch10 is rename the IRQ related functions, prepare to move to > > pcie-plda-host.c > > patch 11 - 15 is modify the interrupt event codes, preparing for support starfive > > and microchip two platforms. > > patch16 is move IRQ related functions to pcie-plda-host.c > > > > ------------------------------------------------------------ > > The remainder patches (patch 17 -20) are not refactoring patch. > > They are for adding StarFive codes and dont modify the microchip's > > codes. > > > > patch17 is Add PLDA event interrupt codes and host init/deinit functions. > > patch18 is add StarFive JH7110 PCIe dt-binding doc. > > patch19 is add StarFive JH7110 Soc PCIe codes. > > patch20 is Starfive dts config > > > > This patchset is base on v6.7-rc1 > > > > previous version: > > v6:https://patchwork.kernel.org/project/linux-pci/cover/20230915102243.59775-1-minda.chen@starfivetech.com/ > > v7:https://patchwork.kernel.org/project/linux-pci/cover/20230927100802.46620-1-minda.chen@starfivetech.com/ > > v8:https://patchwork.kernel.org/project/linux-pci/cover/20231011110514.107528-1-minda.chen@starfivetech.com/ > > v9:https://patchwork.kernel.org/project/linux-pci/cover/20231020104341.63157-1-minda.chen@starfivetech.com/ > > v10:https://patchwork.kernel.org/project/linux-pci/cover/20231031115430.113586-1-minda.chen@starfivetech.com/ > > > > change: > > v11: > > check and modify some commit messages again. > > All the codes are the same with v10. > > > > v10: > > All the commit message set to fit in 75 columns. > > All the codes fit in less than 80 colunms. > > patch 14: > > Commit message changes suggested by Conor. > > patch 19: > > Add 100 ms delay macro to pci.h > > generic phy pointer related codes moving to pcie-starfive.c > > This patch Change pcie-starfive only, bus_ops move to patch 16. > > Some Codes changes suggested by Bjorn. > > > > v9: > > v8 patch 10 squash to v9 patch 12, v8 patch 18 squash to v9 patch 16. > > patch 4 - 16: Add new review tags and add more accurate commit messages. > > patch 17: move the plda_pcie_host_init/deinit from patch 19. Make > > plda driver become to whole driver. > > > > v8: > > The patch description in cover-letter has been changed. > > > > v7 patch 4 split to v8 patch 4 - 6. > > (It is patches about re-use pcie host data structure, new patches just contain one > > function modification. It is more reguluar and easier to review). > > > > patch 7- 9: modify the commit messages and add reason of > > modifcation. > > patch10- 16 : > > Add review tag and add more commit messages to declear the > > reason of modifying the codes. > > patch17: plda_handle_events() using bit mask macro. The function are > > easier to read. > > > > v7: > > patch17: fix the build warning. > > patch19: Some format changes (Emil's comment) > > patch20: change the pcie node sequences by alphabetical > > delete the "interupt-parent" in pcie node. > > > > v6: > > v5 patch 4 split to patch 4 -9. New patches just contain one function modification. It is more reguluar. > > > > patch 9: Just move the two setup functions only > > patch 19 : draw a graph of PLDA local register, make it easier to > > review the codes. > > v5 patch 7 split to patch 10- 16. Each patch just contain one > > function modification. It is more regular. > > patch 10: rename IRQ related functions. > > patch 11 - 15 : modify the events codes, total five patch. > > patch 16: move IRQ related functions to pcie-plda-host.c > > patch 19- 20 using "linux,pci-domain" dts setting. > > > > Minda Chen (20): > > dt-bindings: PCI: Add PLDA XpressRICH PCIe host common properties > > PCI: microchip: Move pcie-microchip-host.c to plda directory > > PCI: microchip: Move PLDA IP register macros to pcie-plda.h > > PCI: microchip: Add bridge_addr field to struct mc_pcie > > PCI: microchip: Rename two PCIe data structures > > PCI: microchip: Move PCIe host data structures to plda-pcie.h > > PCI: microchip: Rename two setup functions > > PCI: microchip: Change the argument of plda_pcie_setup_iomems() > > PCI: microchip: Move setup functions to pcie-plda-host.c > > PCI: microchip: Rename interrupt related functions > > PCI: microchip: Add num_events field to struct plda_pcie_rp > > PCI: microchip: Add request_event_irq() callback function > > PCI: microchip: Add INTx and MSI event num to struct plda_event > > PCI: microchip: Add get_events() callback function > > PCI: microchip: Add event IRQ domain ops to struct plda_event > > PCI: microchip: Move IRQ functions to pcie-plda-host.c > > PCI: plda: Add event interrupt codes and host init/deinit functions > > dt-bindings: PCI: Add StarFive JH7110 PCIe controller > > PCI: starfive: Add JH7110 PCIe controller > > riscv: dts: starfive: add PCIe dts configuration for JH7110 > > > > .../bindings/pci/microchip,pcie-host.yaml | 55 +- > > .../pci/plda,xpressrich3-axi-common.yaml | 75 ++ > > .../bindings/pci/starfive,jh7110-pcie.yaml | 120 ++++ > > MAINTAINERS | 19 +- > > .../jh7110-starfive-visionfive-2.dtsi | 64 ++ > > arch/riscv/boot/dts/starfive/jh7110.dtsi | 86 +++ > > drivers/pci/controller/Kconfig | 9 +- > > drivers/pci/controller/Makefile | 2 +- > > drivers/pci/controller/plda/Kconfig | 29 + > > drivers/pci/controller/plda/Makefile | 4 + > > .../{ => plda}/pcie-microchip-host.c | 602 ++-------------- > > drivers/pci/controller/plda/pcie-plda-host.c | 657 ++++++++++++++++++ > > drivers/pci/controller/plda/pcie-plda.h | 266 +++++++ > > drivers/pci/controller/plda/pcie-starfive.c | 460 ++++++++++++ > > drivers/pci/pci.h | 7 + > > 15 files changed, 1851 insertions(+), 604 deletions(-) > > create mode 100644 Documentation/devicetree/bindings/pci/plda,xpressrich3-axi-common.yaml > > create mode 100644 Documentation/devicetree/bindings/pci/starfive,jh7110-pcie.yaml > > create mode 100644 drivers/pci/controller/plda/Kconfig > > create mode 100644 drivers/pci/controller/plda/Makefile > > rename drivers/pci/controller/{ => plda}/pcie-microchip-host.c (54%) > > create mode 100644 drivers/pci/controller/plda/pcie-plda-host.c > > create mode 100644 drivers/pci/controller/plda/pcie-plda.h > > create mode 100644 drivers/pci/controller/plda/pcie-starfive.c > > > > > > base-commit: b85ea95d086471afb4ad062012a4d73cd328fa86 > > -- > > 2.17.1 > >