Received: by 2002:a05:7412:b10a:b0:f3:1519:9f41 with SMTP id az10csp148181rdb; Thu, 30 Nov 2023 00:26:27 -0800 (PST) X-Google-Smtp-Source: AGHT+IHyEUlRjiqhvX2sOcISVPZc8eznJ97YONjUkGP/9J37OOky2ayxoTc8DXVrAWFA7r2T3JGR X-Received: by 2002:a05:6a20:4b2a:b0:186:5a25:a3f1 with SMTP id fp42-20020a056a204b2a00b001865a25a3f1mr16676666pzb.37.1701332787113; Thu, 30 Nov 2023 00:26:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701332787; cv=none; d=google.com; s=arc-20160816; b=Te+TIfxUDlRVy/Syt8QbWI2QatJMPAh5PXtD5ILcsA41qg9+7z+Nl6hH7dVrVcFLMz OUYTGK32lkdr1fO9ArxV5u0Gfd3RXah8gTsCXRb+rULtbvgCq/5NGaj+SBaOEM2Czps7 1kBFp89Dgumn3yuYEBaiq+Ch4b6UyI7XF6Uy6NWkfTxtyaxlnDptZ8X64o3Nd3ujSTMO X7wxe+E9voBGJKOm3jKQVWQ1eO2myUVkaTszGMDDxBBhz+7v/IpXkX7bUQLzk2cYOdpK 9Vt/PCM/XjPeyozX+C41cHr93DYkIGt7iXFCJmDUWnYDie/FQrp+h9km335RyHp5HIo4 PbUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=cJuamBYiT2bH3DTu/pD8iaMrxhAEZ5LYKH606qYy0SQ=; fh=PceJZ/KGF6ujSpGwn68DXpj5qiXzqwvBM4Q702GUgLM=; b=JIq8w2qSCL0B+dcWHHKQi6SaZbcZdxdHPUgqq34g7ExDW/Of+y3JlNMl1UPVANrIQI b2mHPoGKk5qSiaLchhED5DaEthykdhYoN9NL4PPWCwlfnP3RYcx3U1zuWFY3HGQN88Ok 5TkUP4WTYGv97/fRJzn08jvwQYFJV7imo9mLhuhsiRMMP2ZhPAmFT8loHPPsinvjXOVF sdfp4iI0VMzvXq1rArrwzM5zC4ilmc0mHFqi2FCLsMef1I3Tac0XSUaCxWMY//LdbyES m0r08/lj7/aFK0QrQqM3bJUSSeCxDvK9RbYEU6vvM0rrsH25mzsrvRLqeqTUQ+3Z+OZm Ya4Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=DNdXQu4T; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from morse.vger.email (morse.vger.email. [23.128.96.31]) by mx.google.com with ESMTPS id d15-20020a056a00198f00b006cb997ac3eesi775874pfl.290.2023.11.30.00.26.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Nov 2023 00:26:27 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) client-ip=23.128.96.31; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=DNdXQu4T; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.31 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by morse.vger.email (Postfix) with ESMTP id B9262826E39F; Thu, 30 Nov 2023 00:26:24 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at morse.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234986AbjK3I0A (ORCPT + 99 others); Thu, 30 Nov 2023 03:26:00 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40160 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231728AbjK3IZ6 (ORCPT ); Thu, 30 Nov 2023 03:25:58 -0500 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DB7D010C2 for ; Thu, 30 Nov 2023 00:26:04 -0800 (PST) Received: by smtp.kernel.org (Postfix) with ESMTPSA id CFA02C433C8; Thu, 30 Nov 2023 08:26:02 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1701332763; bh=QgVPutbqyRUDhDO+g/5fzn+HvfLglkD5XuWkKhqIotE=; h=From:To:Cc:Subject:Date:From; b=DNdXQu4TbQK+FkfP0IcS07UXpMJNwMr1GKUWjCopK2SfSX1eMERjCBC7NcOlqi/N1 WfEBA0V0+1S5Mcg98nFafVgGLiqTTWx//NdWikqSEvmG5FP8XD/QSAjUQhf22RJpAO N/hrtMfYs1l+8aIyBUWDFutLosqQIkFGvFZ/WEb79zf2fn2CpkY8JMrZGbqwjMj0gF hOsvSu1t1kPj40NJcc5A29ysGlcwmqkn1/vNTNqSzNnHlNuCVFbs4dsA1wMx+lEI7a Q+lnqsuXsb4xrwUdevtEFoNoEd+Yuxqrn+/XWm4sEcUoZfPZq4dJKzMX+OJum+uqMT cimG+Zm8Vdt2Q== From: Oded Gabbay To: dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Cc: Tomer Tayar Subject: [PATCH 1/2] accel/habanalabs/gaudi2: use correct registers to dump QM CQ info Date: Thu, 30 Nov 2023 10:25:56 +0200 Message-Id: <20231130082557.1783532-1-ogabbay@kernel.org> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-1.2 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on morse.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (morse.vger.email [0.0.0.0]); Thu, 30 Nov 2023 00:26:24 -0800 (PST) From: Tomer Tayar The QM CQ PTR_LO/PTR_HI/TSIZE registers are for pushing a CQ entry, and although they are updated by HW even when descriptors are fetched by PQ and CB addresses are fed into CQ, the correct registers to use when dumping the CQ info are the ones with the _STS suffix. Signed-off-by: Tomer Tayar Reviewed-by: Oded Gabbay Signed-off-by: Oded Gabbay --- drivers/accel/habanalabs/gaudi2/gaudi2.c | 12 ++++++------ .../habanalabs/include/gaudi2/asic_reg/gaudi2_regs.h | 12 ++++++------ 2 files changed, 12 insertions(+), 12 deletions(-) diff --git a/drivers/accel/habanalabs/gaudi2/gaudi2.c b/drivers/accel/habanalabs/gaudi2/gaudi2.c index 77c480725a84..bf537c2082cd 100644 --- a/drivers/accel/habanalabs/gaudi2/gaudi2.c +++ b/drivers/accel/habanalabs/gaudi2/gaudi2.c @@ -7868,15 +7868,15 @@ static void handle_lower_qman_data_on_err(struct hl_device *hdev, u64 qman_base, is_arc_cq = FIELD_GET(PDMA0_QM_CP_STS_CUR_CQ_MASK, cp_sts); /* 0 - legacy CQ, 1 - ARC_CQ */ if (is_arc_cq) { - lo = RREG32(qman_base + QM_ARC_CQ_PTR_LO_OFFSET); - hi = RREG32(qman_base + QM_ARC_CQ_PTR_HI_OFFSET); + lo = RREG32(qman_base + QM_ARC_CQ_PTR_LO_STS_OFFSET); + hi = RREG32(qman_base + QM_ARC_CQ_PTR_HI_STS_OFFSET); cq_ptr = ((u64) hi) << 32 | lo; - cq_ptr_size = RREG32(qman_base + QM_ARC_CQ_TSIZE_OFFSET); + cq_ptr_size = RREG32(qman_base + QM_ARC_CQ_TSIZE_STS_OFFSET); } else { - lo = RREG32(qman_base + QM_CQ_PTR_LO_4_OFFSET); - hi = RREG32(qman_base + QM_CQ_PTR_HI_4_OFFSET); + lo = RREG32(qman_base + QM_CQ_PTR_LO_STS_4_OFFSET); + hi = RREG32(qman_base + QM_CQ_PTR_HI_STS_4_OFFSET); cq_ptr = ((u64) hi) << 32 | lo; - cq_ptr_size = RREG32(qman_base + QM_CQ_TSIZE_4_OFFSET); + cq_ptr_size = RREG32(qman_base + QM_CQ_TSIZE_STS_4_OFFSET); } lo = RREG32(qman_base + QM_CP_CURRENT_INST_LO_4_OFFSET); diff --git a/drivers/accel/habanalabs/include/gaudi2/asic_reg/gaudi2_regs.h b/drivers/accel/habanalabs/include/gaudi2/asic_reg/gaudi2_regs.h index 8018214a7b59..d21fcd3880b4 100644 --- a/drivers/accel/habanalabs/include/gaudi2/asic_reg/gaudi2_regs.h +++ b/drivers/accel/habanalabs/include/gaudi2/asic_reg/gaudi2_regs.h @@ -242,13 +242,13 @@ #define QM_FENCE2_OFFSET (mmPDMA0_QM_CP_FENCE2_RDATA_0 - mmPDMA0_QM_BASE) #define QM_SEI_STATUS_OFFSET (mmPDMA0_QM_SEI_STATUS - mmPDMA0_QM_BASE) -#define QM_CQ_PTR_LO_4_OFFSET (mmPDMA0_QM_CQ_PTR_LO_4 - mmPDMA0_QM_BASE) -#define QM_CQ_PTR_HI_4_OFFSET (mmPDMA0_QM_CQ_PTR_HI_4 - mmPDMA0_QM_BASE) -#define QM_CQ_TSIZE_4_OFFSET (mmPDMA0_QM_CQ_TSIZE_4 - mmPDMA0_QM_BASE) +#define QM_CQ_TSIZE_STS_4_OFFSET (mmPDMA0_QM_CQ_TSIZE_STS_4 - mmPDMA0_QM_BASE) +#define QM_CQ_PTR_LO_STS_4_OFFSET (mmPDMA0_QM_CQ_PTR_LO_STS_4 - mmPDMA0_QM_BASE) +#define QM_CQ_PTR_HI_STS_4_OFFSET (mmPDMA0_QM_CQ_PTR_HI_STS_4 - mmPDMA0_QM_BASE) -#define QM_ARC_CQ_PTR_LO_OFFSET (mmPDMA0_QM_ARC_CQ_PTR_LO - mmPDMA0_QM_BASE) -#define QM_ARC_CQ_PTR_HI_OFFSET (mmPDMA0_QM_ARC_CQ_PTR_HI - mmPDMA0_QM_BASE) -#define QM_ARC_CQ_TSIZE_OFFSET (mmPDMA0_QM_ARC_CQ_TSIZE - mmPDMA0_QM_BASE) +#define QM_ARC_CQ_TSIZE_STS_OFFSET (mmPDMA0_QM_ARC_CQ_TSIZE_STS - mmPDMA0_QM_BASE) +#define QM_ARC_CQ_PTR_LO_STS_OFFSET (mmPDMA0_QM_ARC_CQ_PTR_LO_STS - mmPDMA0_QM_BASE) +#define QM_ARC_CQ_PTR_HI_STS_OFFSET (mmPDMA0_QM_ARC_CQ_PTR_HI_STS - mmPDMA0_QM_BASE) #define QM_CP_STS_4_OFFSET (mmPDMA0_QM_CP_STS_4 - mmPDMA0_QM_BASE) #define QM_CP_CURRENT_INST_LO_4_OFFSET (mmPDMA0_QM_CP_CURRENT_INST_LO_4 - mmPDMA0_QM_BASE) -- 2.34.1