Received: by 2002:a05:7412:b10a:b0:f3:1519:9f41 with SMTP id az10csp206679rdb; Thu, 30 Nov 2023 02:36:46 -0800 (PST) X-Google-Smtp-Source: AGHT+IFvgVQZcSB5wEXjYjQBE4npWmCgcjm8QSiLguPgiy8tFxri+1wOmqfO/kqKyF7YtbMxuR50 X-Received: by 2002:a17:902:d48d:b0:1cf:c78a:f50 with SMTP id c13-20020a170902d48d00b001cfc78a0f50mr13801814plg.23.1701340606128; Thu, 30 Nov 2023 02:36:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701340606; cv=none; d=google.com; s=arc-20160816; b=MFYRtr75KW/aQgVz+JCg1TwmHMc8CjWJE8K/2hAv6Y8WOxfwQWco9dvmfKdZKwN1km wm5/BWFOnBZYvwR/qmXK20U4YlhjJXKVXC2T8XYKDYL3YQ3qpl7sJhzWlVo+CdE2wVd9 dokgzbrJQomNW9j3tD7/dI72ShhEtZ0n+5DNDlGz4Osgernc+JmWWzlblPJ6apmCMyVs +yCm6J09Ti0mi5tTFFSIybgiREb5dv+eqDv4loTzOcpypq8iO8zZUGwn4MudFYu3nGGE sMc3NUmj3zXRPFA/1pt2fkeus7ccnGRIFhxKpFQGfD6QFW4c+H1PCRI4/RNIQe77CAI/ VsUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id; bh=ln96F+Bn9VQsKL1McqTBTx1zQUjJ88gLeQYySM1vPbc=; fh=bfo75q+bvx0/sZPeq+Rk4Eh/RIDGv91bO1xtlSydXwA=; b=XBkdQAg+rR1wy8kaIndELY8WKZ9O67nyQJxECJsuCum5vv24s6GRGDfVS5LcylLWfZ jo50GmV5bHjDBaqUQ8IeRhFf5yWfmi9oQlnztQMb/A3Odn+iALjHYYtZrc1+ojJ5HnkP iRDVTXZzAR1edhATo7h1g6Fk41VmlM1HNHCSR2XsoFjOj5Cz6YcJVi3DVqZQSAO9B2NO lnrpL4nF42AJyxLSNNlUKmZZSwm37E5SQoKNJoeB7Qo3a6jjcC0iscCY1bQQMdFLoEdR ALa/LK5DGHkUvYo2CO79Ss5zYRNwu9VHUul0lHWdyeCgrOFn2OP0KK0uVstlUvd7mr6u wU3g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from agentk.vger.email (agentk.vger.email. [2620:137:e000::3:2]) by mx.google.com with ESMTPS id f12-20020a170902ce8c00b001cf579f758asi957062plg.437.2023.11.30.02.36.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Nov 2023 02:36:46 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) client-ip=2620:137:e000::3:2; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by agentk.vger.email (Postfix) with ESMTP id A776880BEF0D; Thu, 30 Nov 2023 02:36:27 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at agentk.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235139AbjK3KgN (ORCPT + 99 others); Thu, 30 Nov 2023 05:36:13 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42438 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235072AbjK3KgM (ORCPT ); Thu, 30 Nov 2023 05:36:12 -0500 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id B69C910DB; Thu, 30 Nov 2023 02:36:18 -0800 (PST) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 0A27C143D; Thu, 30 Nov 2023 02:37:05 -0800 (PST) Received: from [10.57.41.237] (unknown [10.57.41.237]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id BB8C93F6C4; Thu, 30 Nov 2023 02:36:16 -0800 (PST) Message-ID: <31b68b10-9819-4c96-a237-ac04887be305@arm.com> Date: Thu, 30 Nov 2023 10:36:15 +0000 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v6 3/3] Documentation: arm64: Document the PMU event counting threshold feature To: James Clark , linux-arm-kernel@lists.infradead.org, linux-perf-users@vger.kernel.org, will@kernel.org, mark.rutland@arm.com, anshuman.khandual@arm.com, namhyung@gmail.com Cc: Catalin Marinas , Jonathan Corbet , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org References: <20231124102857.1106453-1-james.clark@arm.com> <20231124102857.1106453-4-james.clark@arm.com> Content-Language: en-GB From: Suzuki K Poulose In-Reply-To: <20231124102857.1106453-4-james.clark@arm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-0.8 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Thu, 30 Nov 2023 02:36:27 -0800 (PST) On 24/11/2023 10:28, James Clark wrote: > Add documentation for the new Perf event open parameters and > the threshold_max capability file. > > Signed-off-by: James Clark Reviewed-by: Suzuki K Poulose > --- > Documentation/arch/arm64/perf.rst | 72 +++++++++++++++++++++++++++++++ > 1 file changed, 72 insertions(+) > > diff --git a/Documentation/arch/arm64/perf.rst b/Documentation/arch/arm64/perf.rst > index 1f87b57c2332..41eee68951ff 100644 > --- a/Documentation/arch/arm64/perf.rst > +++ b/Documentation/arch/arm64/perf.rst > @@ -164,3 +164,75 @@ and should be used to mask the upper bits as needed. > https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/tools/perf/arch/arm64/tests/user-events.c > .. _tools/lib/perf/tests/test-evsel.c: > https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/tools/lib/perf/tests/test-evsel.c > + > +Event Counting Threshold > +========================================== > + > +Overview > +-------- > + > +FEAT_PMUv3_TH (Armv8.8) permits a PMU counter to increment only on > +events whose count meets a specified threshold condition. For example if > +threshold_compare is set to 2 ('Greater than or equal'), and the > +threshold is set to 2, then the PMU counter will now only increment by > +when an event would have previously incremented the PMU counter by 2 or > +more on a single processor cycle. > + > +To increment by 1 after passing the threshold condition instead of the > +number of events on that cycle, add the 'threshold_count' option to the > +commandline. > + > +How-to > +------ > + > +These are the parameters for controlling the feature: > + > +.. list-table:: > + :header-rows: 1 > + > + * - Parameter > + - Description > + * - threshold > + - Value to threshold the event by. A value of 0 means that > + thresholding is disabled and the other parameters have no effect. > + * - threshold_compare > + - | Comparison function to use, with the following values supported: > + | > + | 0: Not-equal > + | 1: Equals > + | 2: Greater-than-or-equal > + | 3: Less-than > + * - threshold_count > + - If this is set, count by 1 after passing the threshold condition > + instead of the value of the event on this cycle. > + > +The threshold, threshold_compare and threshold_count values can be > +provided per event, for example: > + > +.. code-block:: sh > + > + perf stat -e stall_slot/threshold=2,threshold_compare=2/ \ > + -e dtlb_walk/threshold=10,threshold_compare=3,threshold_count/ > + > +In this example the stall_slot event will count by 2 or more on every > +cycle where 2 or more stalls happen. And dtlb_walk will count by 1 on > +every cycle where the number of dtlb walks were less than 10. > + > +The maximum supported threshold value can be read from the caps of each > +PMU, for example: > + > +.. code-block:: sh > + > + cat /sys/bus/event_source/devices/armv8_pmuv3/caps/threshold_max > + > + 0x000000ff > + > +If a value higher than this is given, then it will be silently clamped > +to the maximum. The highest possible maximum is 4095, as the config > +field for threshold is limited to 12 bits, and the Perf tool will refuse > +to parse higher values. > + > +If the PMU doesn't support FEAT_PMUv3_TH, then threshold_max will read > +0, and both threshold and threshold_compare will be silently ignored. > +threshold_max will also read as 0 on aarch32 guests, even if the host > +is running on hardware with the feature.