Received: by 2002:a05:7412:b10a:b0:f3:1519:9f41 with SMTP id az10csp706628rdb; Thu, 30 Nov 2023 16:42:24 -0800 (PST) X-Google-Smtp-Source: AGHT+IEM5dIAWH1s3/0XisaTvqIXHGpiL/e8/vUHRJXIUjH3h3mGJ8+0qn53KXpoJRmddN2AVRqv X-Received: by 2002:a17:90b:38d1:b0:286:4807:c500 with SMTP id nn17-20020a17090b38d100b002864807c500mr2924688pjb.28.1701391344437; Thu, 30 Nov 2023 16:42:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701391344; cv=none; d=google.com; s=arc-20160816; b=bzOpif6RQh6ZYeZoaeb27rHw0NqL/R/FYqwrw41Mt84mzxltT6Fqw9os6SGv4pgeEQ E+94NeiExyXgtfv6FViVf0R+5RaWYE4p3758RB2ZjhVyuFr944UP9RcRBo5+mPJ2DQv0 XzNrvANDFtPF5FSFAF0rlBgdFZhtxkjFmjWSyNUqgdqwzpbJDWdh0klfJzkimLmmtbWI Am0gGpZAfijkVtV6WvayuXIN65B4XXZsR8TJldWNDwliQfUWGGgtjRbNWKhA/y+Vky3s fMSPi8I9r40ip/FYd/2SrR9ASzyyfNTg/Ev/Oq1g0mqqGCHWwikby8Rd1SaUXT4loUg6 jUfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=5vo08Ia1SDqpZHhlbPsR76IJD6MCn2UqTyf17XskEJ8=; fh=PV8mTOqHBITZfXWDdpO6auBL9NA1tybqIGg9DEXyy5s=; b=pHu+rbtMYp6QGnuo2ZI+zxsYofLVlvtiRC3fwRcD7Q6cH07rmV4KCSMO5/xfm4eVAw Hyijs4aZKOrdSW98qfsa63eyh8fRhRseB3caAt7iy5Aak6hCUuR6yXrHXi03R3ILArYc uPUFllU1fU1SESMSfHHIjVXyWH0ebFQ/Ep/+Yl4VJu84Uv0uJbCUqzz4n3RGg7EMxU1C xE4Zvl9HGyO9D6cH36Lwr9Fp1f6f2aAcpkj+C4zsKoqnUcAF4x7uhGCjCgpB6rexBFfj pBz1ux9n9OAE/zdwV7P+ZEGqhunilCU8kKUCaTK/+mMmXehfTJngskK8ySFhmDmwhHLL ctHw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=V9gmE5wF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:1 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from morse.vger.email (morse.vger.email. [2620:137:e000::3:1]) by mx.google.com with ESMTPS id mn6-20020a17090b188600b0028524bbcb31si4700592pjb.37.2023.11.30.16.42.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Nov 2023 16:42:24 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:1 as permitted sender) client-ip=2620:137:e000::3:1; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=V9gmE5wF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:1 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by morse.vger.email (Postfix) with ESMTP id BE7D982E8774; Thu, 30 Nov 2023 16:42:14 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at morse.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1377455AbjLAAl7 (ORCPT + 99 others); Thu, 30 Nov 2023 19:41:59 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36618 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229521AbjLAAl6 (ORCPT ); Thu, 30 Nov 2023 19:41:58 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0F289D7D; Thu, 30 Nov 2023 16:42:03 -0800 (PST) Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3AUNZDfR022859; Fri, 1 Dec 2023 00:41:57 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=5vo08Ia1SDqpZHhlbPsR76IJD6MCn2UqTyf17XskEJ8=; b=V9gmE5wFFCKISkgeYCvfeEd6doUDYlW+f74gY+aMjyhs+59MzNo0/yJ+eXnOBs6CSLx5 8VvQsnWb2ma5d4jfC8pe0XhaofK8KSC/mB/f6hgbNNk136drkLPWBLoJc22vm/uMd4VJ ZeUN793BE/tKI0vGW0FaxGyhx5A/79B6PWAvduQKSd+2Ba2GFVzqok9Gilr9Ub3F7QAe Y6rcglTfZ+Ozyty9Tf7LX5z3AX1FhIreGk8Xzfff51+JcaK73bvX17W8N9cvgBkeaHnk xlrp3QThVPkjuUOMZDMWAI0mg/1q34ZBNm3li7mIzrUhG6yI89G0+XwpgG/kbt89gu1g Cg== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3uprhdt1p2-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 01 Dec 2023 00:41:57 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3B10fua1012704 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 1 Dec 2023 00:41:56 GMT Received: from [10.71.109.77] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Thu, 30 Nov 2023 16:41:55 -0800 Message-ID: <3085d544-b6d9-5064-2789-2bbccf4b6818@quicinc.com> Date: Thu, 30 Nov 2023 16:41:55 -0800 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.11.0 Subject: Re: [PATCH 11/16] drm/msm/dpu: add an API to setup the CDM block for writeback Content-Language: en-US To: Dmitry Baryshkov CC: , Rob Clark , "Sean Paul" , Marijn Suijten , "David Airlie" , Daniel Vetter , , , , , , References: <20230830224910.8091-1-quic_abhinavk@quicinc.com> <20230830224910.8091-12-quic_abhinavk@quicinc.com> From: Abhinav Kumar In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: DohpjEcamTpkXoY5rab2_X43osyJLDpe X-Proofpoint-GUID: DohpjEcamTpkXoY5rab2_X43osyJLDpe X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-30_25,2023-11-30_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 phishscore=0 spamscore=0 suspectscore=0 impostorscore=0 mlxlogscore=843 clxscore=1015 mlxscore=0 priorityscore=1501 adultscore=0 bulkscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2311060000 definitions=main-2312010002 X-Spam-Status: No, score=-3.0 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on morse.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (morse.vger.email [0.0.0.0]); Thu, 30 Nov 2023 16:42:14 -0800 (PST) On 8/30/2023 5:11 PM, Dmitry Baryshkov wrote: > On Thu, 31 Aug 2023 at 01:50, Abhinav Kumar wrote: >> >> Add an API dpu_encoder_helper_phys_setup_cdm() which can be used by >> the writeback encoder to setup the CDM block. >> >> Currently, this is defined and used within the writeback's physical >> encoder layer however, the function can be modified to be used to setup >> the CDM block even for non-writeback interfaces. >> >> Until those modifications are planned and made, keep it local to >> writeback. >> >> Signed-off-by: Abhinav Kumar >> --- >> .../gpu/drm/msm/disp/dpu1/dpu_encoder_phys.h | 3 + >> .../drm/msm/disp/dpu1/dpu_encoder_phys_wb.c | 123 +++++++++++++++++- >> 2 files changed, 125 insertions(+), 1 deletion(-) >> >> diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys.h b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys.h >> index 510c1c41ddbc..93a8ae67beff 100644 >> --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys.h >> +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys.h >> @@ -16,6 +16,7 @@ >> #include "dpu_hw_pingpong.h" >> #include "dpu_hw_ctl.h" >> #include "dpu_hw_top.h" >> +#include "dpu_hw_cdm.h" >> #include "dpu_encoder.h" >> #include "dpu_crtc.h" >> >> @@ -209,6 +210,7 @@ static inline int dpu_encoder_phys_inc_pending(struct dpu_encoder_phys *phys) >> * @wbirq_refcount: Reference count of writeback interrupt >> * @wb_done_timeout_cnt: number of wb done irq timeout errors >> * @wb_cfg: writeback block config to store fb related details >> + * @cdm_cfg: cdm block config needed to store writeback block's CDM configuration >> * @wb_conn: backpointer to writeback connector >> * @wb_job: backpointer to current writeback job >> * @dest: dpu buffer layout for current writeback output buffer >> @@ -218,6 +220,7 @@ struct dpu_encoder_phys_wb { >> atomic_t wbirq_refcount; >> int wb_done_timeout_cnt; >> struct dpu_hw_wb_cfg wb_cfg; >> + struct dpu_hw_cdm_cfg cdm_cfg; >> struct drm_writeback_connector *wb_conn; >> struct drm_writeback_job *wb_job; >> struct dpu_hw_fmt_layout dest; >> diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_wb.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_wb.c >> index 4c2736c3ee6d..11935aac9fd5 100644 >> --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_wb.c >> +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_wb.c >> @@ -24,6 +24,20 @@ >> #define to_dpu_encoder_phys_wb(x) \ >> container_of(x, struct dpu_encoder_phys_wb, base) >> >> +#define TO_S15D16(_x_)((_x_) << 7) >> + >> +static struct dpu_csc_cfg dpu_encoder_phys_wb_rgb2yuv_601l = { >> + { >> + TO_S15D16(0x0083), TO_S15D16(0x0102), TO_S15D16(0x0032), >> + TO_S15D16(0x1fb5), TO_S15D16(0x1f6c), TO_S15D16(0x00e1), >> + TO_S15D16(0x00e1), TO_S15D16(0x1f45), TO_S15D16(0x1fdc) >> + }, >> + { 0x00, 0x00, 0x00 }, >> + { 0x0040, 0x0200, 0x0200 }, >> + { 0x000, 0x3ff, 0x000, 0x3ff, 0x000, 0x3ff }, >> + { 0x040, 0x3ac, 0x040, 0x3c0, 0x040, 0x3c0 }, >> +}; > > Nit: we probably need to have a single place with all dpu_csc_cfg entries. > hmmm ... so we have YUV2RGB matrices for dpu plane and RGB2YUV matrices for WB and DP. We can move all this to dpu_hw_util.c but lets do that in the DP series as that completes the consumer list of these matrices. >> + >> /** >> * dpu_encoder_phys_wb_is_master - report wb always as master encoder >> * @phys_enc: Pointer to physical encoder >> @@ -225,6 +239,112 @@ static void dpu_encoder_phys_wb_setup_ctl(struct dpu_encoder_phys *phys_enc) >> } >> } >> >> +/** >> + * dpu_encoder_phys_wb_setup_cdp - setup chroma down sampling block >> + * @phys_enc:Pointer to physical encoder >> + */ >> +static void dpu_encoder_helper_phys_setup_cdm(struct dpu_encoder_phys *phys_enc) >> +{ >> + struct dpu_hw_cdm *hw_cdm; >> + struct dpu_hw_cdm_cfg *cdm_cfg; >> + struct dpu_hw_pingpong *hw_pp; >> + struct dpu_encoder_phys_wb *wb_enc; >> + const struct msm_format *format; >> + const struct dpu_format *dpu_fmt; >> + struct drm_writeback_job *wb_job; >> + int ret; >> + >> + if (!phys_enc) >> + return; >> + >> + wb_enc = to_dpu_encoder_phys_wb(phys_enc); >> + cdm_cfg = &wb_enc->cdm_cfg; >> + hw_pp = phys_enc->hw_pp; >> + hw_cdm = phys_enc->hw_cdm; >> + wb_job = wb_enc->wb_job; >> + >> + format = msm_framebuffer_format(wb_enc->wb_job->fb); >> + dpu_fmt = dpu_get_dpu_format_ext(format->pixel_format, wb_job->fb->modifier); >> + >> + if (!hw_cdm) >> + return; >> + >> + if (!DPU_FORMAT_IS_YUV(dpu_fmt)) { >> + DPU_DEBUG("[enc:%d] cdm_disable fmt:%x\n", DRMID(phys_enc->parent), >> + dpu_fmt->base.pixel_format); >> + if (hw_cdm->ops.disable) >> + hw_cdm->ops.disable(hw_cdm); >> + >> + return; >> + } >> + >> + memset(cdm_cfg, 0, sizeof(struct dpu_hw_cdm_cfg)); >> + >> + cdm_cfg->output_width = wb_job->fb->width; >> + cdm_cfg->output_height = wb_job->fb->height; >> + cdm_cfg->output_fmt = dpu_fmt; >> + cdm_cfg->output_type = CDM_CDWN_OUTPUT_WB; >> + cdm_cfg->output_bit_depth = DPU_FORMAT_IS_DX(dpu_fmt) ? >> + CDM_CDWN_OUTPUT_10BIT : CDM_CDWN_OUTPUT_8BIT; >> + >> + /* enable 10 bit logic */ >> + switch (cdm_cfg->output_fmt->chroma_sample) { >> + case DPU_CHROMA_RGB: >> + cdm_cfg->h_cdwn_type = CDM_CDWN_DISABLE; >> + cdm_cfg->v_cdwn_type = CDM_CDWN_DISABLE; >> + break; >> + case DPU_CHROMA_H2V1: >> + cdm_cfg->h_cdwn_type = CDM_CDWN_COSITE; >> + cdm_cfg->v_cdwn_type = CDM_CDWN_DISABLE; >> + break; >> + case DPU_CHROMA_420: >> + cdm_cfg->h_cdwn_type = CDM_CDWN_COSITE; >> + cdm_cfg->v_cdwn_type = CDM_CDWN_OFFSITE; >> + break; >> + case DPU_CHROMA_H1V2: >> + default: >> + DPU_ERROR("[enc:%d] unsupported chroma sampling type\n", >> + DRMID(phys_enc->parent)); >> + cdm_cfg->h_cdwn_type = CDM_CDWN_DISABLE; >> + cdm_cfg->v_cdwn_type = CDM_CDWN_DISABLE; >> + break; >> + } >> + >> + DPU_DEBUG("[enc:%d] cdm_enable:%d,%d,%X,%d,%d,%d,%d]\n", >> + DRMID(phys_enc->parent), cdm_cfg->output_width, >> + cdm_cfg->output_height, cdm_cfg->output_fmt->base.pixel_format, >> + cdm_cfg->output_type, cdm_cfg->output_bit_depth, >> + cdm_cfg->h_cdwn_type, cdm_cfg->v_cdwn_type); >> + >> + if (hw_cdm && hw_cdm->ops.setup_csc_data) { >> + ret = hw_cdm->ops.setup_csc_data(hw_cdm, &dpu_encoder_phys_wb_rgb2yuv_601l); >> + if (ret < 0) { >> + DPU_ERROR("[enc:%d] failed to setup CSC; ret:%d\n", >> + DRMID(phys_enc->parent), ret); >> + return; >> + } >> + } >> + >> + if (hw_cdm && hw_cdm->ops.setup_cdwn) { > > You have checked for (!hw_cdm) several lines above. We can drop this > condition here. > Ack. >> + ret = hw_cdm->ops.setup_cdwn(hw_cdm, cdm_cfg); >> + if (ret < 0) { >> + DPU_ERROR("[enc:%d] failed to setup CDWN; ret:%d\n", >> + DRMID(phys_enc->parent), ret); >> + return; >> + } >> + } >> + >> + if (hw_cdm && hw_pp && hw_cdm->ops.enable) { > > And what if !hw_pp ? Can it happen here? No, if I understand correctly. > I dont see any other protection for !hw_pp in this flow so would prefer to keep it. >> + cdm_cfg->pp_id = hw_pp->idx; >> + ret = hw_cdm->ops.enable(hw_cdm, cdm_cfg); > > As we are calling these three ops in a row, can we merge them together > into a single callback to be called from dpu_encoder.c? > Good idea. I can add a csc_cfg entry to cdm_cfg and merge all three into the enable() op itself and drop the other two. >> + if (ret < 0) { >> + DPU_ERROR("[enc:%d] failed to enable CDM; ret:%d\n", >> + DRMID(phys_enc->parent), ret); >> + return; >> + } >> + } >> +} >> + >> /** >> * dpu_encoder_phys_wb_atomic_check - verify and fixup given atomic states >> * @phys_enc: Pointer to physical encoder >> @@ -348,8 +468,9 @@ static void dpu_encoder_phys_wb_setup( >> >> dpu_encoder_phys_wb_setup_fb(phys_enc, fb); >> >> - dpu_encoder_phys_wb_setup_ctl(phys_enc); >> + dpu_encoder_helper_phys_setup_cdm(phys_enc); >> >> + dpu_encoder_phys_wb_setup_ctl(phys_enc); >> } >> >> static void _dpu_encoder_phys_wb_frame_done_helper(void *arg) >> -- >> 2.40.1 >> > >