Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.38 as permitted sender) client-ip=23.128.96.38;
From:   Crescent CY Hsieh <crescentcy.hsieh@moxa.com>
To:     Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        Jiri Slaby <jirislaby@kernel.org>
Cc:     linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org,
        Crescent CY Hsieh <crescentcy.hsieh@moxa.com>
Subject: [RESEND PATCH] tty: serial: 8250: Fix MOXA RS422/RS485 PCIe boards not work by default
Date:   Fri,  1 Dec 2023 15:40:55 +0800
Message-Id: <20231201074055.259207-1-crescentcy.hsieh@moxa.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?LjW0fyv1xQqhnGfeRNzNURfXyhBsWEDpHJI0febtiwt/6+ez/uIfoz4XaoCO?=
 =?us-ascii?Q?guaNe9k7qVfghIHJCqMCe7lT95eh3l79IMfGtGDUz989PS6GHGb4S8OJKto0?=
 =?us-ascii?Q?i+v0ZlFRLAJhJ1Et5VTd02mwJeQ0taud9jCcudemSzSMILKxZaYnPfwrR5U8?=
 =?us-ascii?Q?b9v1QgFC9ywVtwCJBaoyBOhArx2jJeqbXf89+YwEit6HZ2qWCUHBjfUTIG1m?=
 =?us-ascii?Q?Li0IY53O1ujOXCG2Qg8OmoizLKdFc7GaRUV1hVuhdJJ7nN08GikvLfXNf+2Z?=
 =?us-ascii?Q?jVabuTd1l3UtMNQ9EJBfvUH5cm539zz0ilHKaoAnRvJOvvGXUf8tGvJL8Qem?=
 =?us-ascii?Q?1Jk+u9CaECk02P1t/xulN/XifrTa3HPqpKPCyT0iV6YDtWQrC+/Yh+NnIQhY?=
 =?us-ascii?Q?44Xv4BDicv5pdof2OTpPkyELYlLzJAwYxYliVWMJ+ogrmqjUj4udIfoO0FWV?=
 =?us-ascii?Q?pQdK43dz0lyddzb5V8SsU/+3cz5RjIZTtdBjnVmazIg+1rx63fJF3XlOkhQi?=
 =?us-ascii?Q?vmaaWoOBg5R6nOlDWOR+rwASxCcAQdLm0iLVXvnpSmlFa0NVihDQL0Ypzn6E?=
 =?us-ascii?Q?GJD/9zJXEHo8j4pWRaLtszm2YFL8LNm9QQN5i7DjumJzNB3Jh1g8X0Pe6fl+?=
 =?us-ascii?Q?yu3B4qpJqMucbfWMre5pA99jNTYnQEsGr7hkJNzqEuCGoDglDSrpFZX72eCR?=
 =?us-ascii?Q?gouW5VSByNbdWGRdmaZgesMOBAnU+c6Jr6h5YhzoZp/UtxdzFB5rxhIxJ6mj?=
 =?us-ascii?Q?3vP57Axqc4ZOkm/0K9/iMOJ7CgvmDTa+0lPFXrwUor9pJnMFhAW/S5B0d9Wv?=
 =?us-ascii?Q?9QxBUxpPzMfrduS3+rUZ9YbqQnGA+wA5PTZeWWph1kor2lUUMbdDPc1AXMkE?=
 =?us-ascii?Q?2khuVUoWIJ85xcXrkcm8FCSBIGXZLA/DKXmw35s1/GZOONL8Hxx3H0pQ8PZR?=
 =?us-ascii?Q?EbQuv24X/HvjDlMzLpZYgOtJd0OYavykoaSCSg1lWcmKokn88PhWPZU6W9Qs?=
 =?us-ascii?Q?1MVgJSufNN+1iTTFHzDS7fk6Onc01Rr/gWs2FmiNHPFhRF1E4kfmxJTUBpJW?=
 =?us-ascii?Q?no/ZhEwXcZMu9C4+l8yL1zRLtVaNkOIiCDPewwssNB8tqevHyf9B4tds1hgx?=
 =?us-ascii?Q?c0xhJwmxo78g5xUiwJYG4uSijQwjMVF9mEe87xWluUrv16LpqM4qGpZzr6Sc?=
 =?us-ascii?Q?digm8ehkxIQBZGFkFrr9nSE5aSf3ZBUpcyeo2dysS3e3lO5L8fO4QYBYmPds?=
 =?us-ascii?Q?UhVz9dTJsiLshRoe39goP9bEBhqDj2VkY8m5uxhA/DgClgr6hxTMB9DahaYK?=
 =?us-ascii?Q?P9MGm4pMo43gfcDXCsjr1vXKdQmKmZmouG04I1oXQIHsrwdWdhJ+JTYaijM+?=
 =?us-ascii?Q?sxhwxbxB5aS65yD6kMBvwiWo0bH8L2b9K5K9hH3+c0bc7Svrg72+7qASWeOm?=
 =?us-ascii?Q?yJLotR/ybqrWNCxzyHBng6kK8rxubHlvPBZRqMHovN3UaTXsUJZHGCD/u67m?=
 =?us-ascii?Q?q92Hc9L86D7oH80vCQQjg8t7q9wAWLQCLeycAkqyJVYezbGKx+2KLCBhYLrB?=
 =?us-ascii?Q?gPZK/gGIZQjobRpJDsf4zIX4PXaJB0pL41xoDkKFy6Y7NC0d40c3UY2owjaH?=
 =?us-ascii?Q?oA=3D=3D?=
X-OriginatorOrg: moxa.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 905329d0-6870-4071-3e7d-08dbf240df24
X-MS-Exchange-CrossTenant-AuthSource: PUZPR01MB5405.apcprd01.prod.exchangelabs.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Dec 2023 07:41:04.0284
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 5571c7d4-286b-47f6-9dd5-0aa688773c8e
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 4UUzUFREZgQ7ftpW8+mSSv93SGv4dqBRBFvBapc+5ZW5fOYUIru59lAjl8OTj+wS1izqmryJDj1n4MKbt4B7C1zBLpYFQvwIMLhHauN4wx4=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SI6PR01MB6633
X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID,
	DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,
	SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable
	autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on fry.vger.email
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (fry.vger.email [0.0.0.0]); Thu, 30 Nov 2023 23:41:18 -0800 (PST)

MOXA PCIe RS422/RS485 boards will not function by default because of the
initial default serial interface of all MOXA PCIe boards is set to
RS232.

This patch fixes the problem above by setting the initial default serial
interface to RS422 for those MOXA RS422/RS485 PCIe boards.

Signed-off-by: Crescent CY Hsieh <crescentcy.hsieh@moxa.com>
Reviewed-by: Jiri Slaby <jirislaby@kernel.org>
---
 drivers/tty/serial/8250/8250_pci.c | 58 +++++++++++++++++++++++++++++-
 1 file changed, 57 insertions(+), 1 deletion(-)

diff --git a/drivers/tty/serial/8250/8250_pci.c b/drivers/tty/serial/8250/8250_pci.c
index b2be3783f..66a2450da 100644
--- a/drivers/tty/serial/8250/8250_pci.c
+++ b/drivers/tty/serial/8250/8250_pci.c
@@ -19,6 +19,7 @@
 #include <linux/serial_core.h>
 #include <linux/8250_pci.h>
 #include <linux/bitops.h>
+#include <linux/bitfield.h>
 
 #include <asm/byteorder.h>
 #include <asm/io.h>
@@ -1968,6 +1969,20 @@ pci_sunix_setup(struct serial_private *priv,
 
 #define MOXA_GPIO_PIN2	BIT(2)
 
+#define MOXA_RS232	0x00
+#define MOXA_RS422	0x01
+#define MOXA_RS485_4W	0x0B
+#define MOXA_RS485_2W	0x0F
+#define MOXA_UIR_OFFSET	0x04
+#define MOXA_EVEN_RS_MASK	GENMASK(3, 0)
+#define MOXA_ODD_RS_MASK	GENMASK(7, 4)
+
+enum {
+	MOXA_SUPP_RS232 = BIT(0),
+	MOXA_SUPP_RS422 = BIT(1),
+	MOXA_SUPP_RS485 = BIT(2),
+};
+
 static bool pci_moxa_is_mini_pcie(unsigned short device)
 {
 	if (device == PCI_DEVICE_ID_MOXA_CP102N	||
@@ -1981,13 +1996,54 @@ static bool pci_moxa_is_mini_pcie(unsigned short device)
 	return false;
 }
 
+u32 pci_moxa_supported_rs(struct pci_dev *dev)
+{
+	switch (dev->device & 0x0F00) {
+	case 0x0000:
+	case 0x0600:
+		return MOXA_SUPP_RS232;
+	case 0x0100:
+		return MOXA_SUPP_RS232 | MOXA_SUPP_RS422 | MOXA_SUPP_RS485;
+	case 0x0300:
+		return MOXA_SUPP_RS422 | MOXA_SUPP_RS485;
+	}
+	return 0;
+}
+
+static int pci_moxa_set_interface(const struct pci_dev *dev,
+				  unsigned int port_idx,
+				  u8 mode)
+{
+	resource_size_t iobar_addr = pci_resource_start(dev, 2);
+	resource_size_t UIR_addr = iobar_addr + MOXA_UIR_OFFSET + port_idx / 2;
+	u8 val;
+
+	val = inb(UIR_addr);
+
+	if (port_idx % 2) {
+		val &= ~MOXA_ODD_RS_MASK;
+		val |= FIELD_PREP(MOXA_ODD_RS_MASK, mode);
+	} else {
+		val &= ~MOXA_EVEN_RS_MASK;
+		val |= FIELD_PREP(MOXA_EVEN_RS_MASK, mode);
+	}
+	outb(val, UIR_addr);
+
+	return 0;
+}
+
 static int pci_moxa_init(struct pci_dev *dev)
 {
 	unsigned short device = dev->device;
 	resource_size_t iobar_addr = pci_resource_start(dev, 2);
-	unsigned int num_ports = (device & 0x00F0) >> 4;
+	unsigned int num_ports = (device & 0x00F0) >> 4, i;
 	u8 val;
 
+	if (!(pci_moxa_supported_rs(dev) & MOXA_SUPP_RS232)) {
+		for (i = 0; i < num_ports; ++i)
+			pci_moxa_set_interface(dev, i, MOXA_RS422);
+	}
+
 	/*
 	 * Enable hardware buffer to prevent break signal output when system boots up.
 	 * This hardware buffer is only supported on Mini PCIe series.
-- 
2.34.1