Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) client-ip=2620:137:e000::3:6;
From:   Zhiqi Song <songzhiqi1@huawei.com>
To:     <herbert@gondor.apana.org.au>, <davem@davemloft.net>
CC:     <linux-crypto@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <wangzhou1@hisilicon.com>, <fanghao11@huawei.com>,
        <liulongfang@huawei.com>, <qianweili@huawei.com>,
        <shenyang39@huawei.com>
Subject: [PATCH 0/5] crypto: hisilicon - fix the process to obtain capability register value
Date:   Sat, 2 Dec 2023 17:17:17 +0800
Message-ID: <20231202091722.1974582-1-songzhiqi1@huawei.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 7BIT
Content-Type:   text/plain; charset=US-ASCII
Precedence: bulk

This patchset fixes the process to obtain the value of capability
registers related to irq and alg support info. Pre-store the valid
values of them.

Wenkai Lin (1):
  crypto: hisilicon/qm - add a function to set qm algs

Zhiqi Song (4):
  crypto: hisilicon/qm - save capability registers in qm init process
  crypto: hisilicon/hpre - save capability registers in probe process
  crypto: hisilicon/sec2 - save capability registers in probe process
  crypto: hisilicon/zip - save capability registers in probe process

 drivers/crypto/hisilicon/hpre/hpre_main.c  | 122 +++++++++++----------
 drivers/crypto/hisilicon/qm.c              |  98 +++++++++++++++--
 drivers/crypto/hisilicon/sec2/sec.h        |   7 ++
 drivers/crypto/hisilicon/sec2/sec_crypto.c |  10 +-
 drivers/crypto/hisilicon/sec2/sec_main.c   |  70 ++++++------
 drivers/crypto/hisilicon/zip/zip_main.c    | 120 +++++++++++---------
 include/linux/hisi_acc_qm.h                |  20 +++-
 7 files changed, 293 insertions(+), 154 deletions(-)

-- 
2.30.0