Received: by 2002:a05:7412:b10a:b0:f3:1519:9f41 with SMTP id az10csp1833845rdb; Sat, 2 Dec 2023 11:06:16 -0800 (PST) X-Google-Smtp-Source: AGHT+IHOB8AhMGBCGXfrXIk0l+pHs00LCZVD3Wc+NoV70PaftQsDqid7Kvir9bIPe7AlEbUYETTm X-Received: by 2002:a05:6870:80c8:b0:1fa:fee1:6f1e with SMTP id r8-20020a05687080c800b001fafee16f1emr1693860oab.10.1701543975865; Sat, 02 Dec 2023 11:06:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701543975; cv=none; d=google.com; s=arc-20160816; b=XRM5kK1WHVbJCo+PZQowLkN/M7VuTk0y53TiEue/SCOM6huvVmOmkRfSPqtVrb+mWo OLyjZz1bjHYNlnsXvGsa/hDRvFET5RXLdW0GMzzsC17vO8QleYETT8QRMeXeF63jBETz YdITeumJAw3yqyAvlgM00M6n6rX+dJBrchwvYAP59ipdj3vrsP7vcVh9ESrpVS140w1e aIzGlBk50ReCcquA7ksfM/8skfNW6G4ucNOilUU5vd+mhiyad9mJLHDlgboDAy25MBIn iSLxHAKjEkvPA+hJSKgWUsuqPGmZTm/SzyVmyf0zHHkcqOGzRHmNwW2e/ONT1ZBvnTUZ Uaow== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:subject:cc:to:from:date :dkim-signature; bh=saZ77KADWugnnrOtazY34175OjlQBEBcS55oVDrNwjc=; fh=aK6ayZgss08HUYkvvMEGSmkBD3RWJA0gRLZ27rTWqT0=; b=qI08oV5mKrOT5ZR1saQcdEt5ylCanYhyqPhYynqp13dZXOYo4YE6yQJSRDYCGqASoL wP/gU8C5RwOg1Gv7ll6vfoZiIZRCjJ7Rr3abuYNmTyNVH3zjXXtlyaVKuL/hSAMeQWIn thFr8PpkKz74MODR/nodHY9drbGpf2SKBubmPWEbSOrsQvU6sp4phuQeZGI3VONJrq1z x0wAOSXFxbxSBAWGnQEqrwdY0k9i5iSiwheqQDtoyVlB9vT+y0kZ2XS1oHA3JZDpGpJG t6ybAK4gPBsgKOvGpZbYlU1zCjH18f/wHwhyExaxmn9oFuWTuc5EWGqpNWZcFUauaxlO 0k1g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=r5yZi5op; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from pete.vger.email (pete.vger.email. [2620:137:e000::3:6]) by mx.google.com with ESMTPS id 1-20020a631041000000b005bdbcdc9e3dsi5475158pgq.142.2023.12.02.11.06.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 02 Dec 2023 11:06:15 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) client-ip=2620:137:e000::3:6; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=r5yZi5op; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id 968DD808D8EC; Sat, 2 Dec 2023 11:05:56 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229541AbjLBS6m (ORCPT + 99 others); Sat, 2 Dec 2023 13:58:42 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53110 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229450AbjLBS6l (ORCPT ); Sat, 2 Dec 2023 13:58:41 -0500 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D2C8D119 for ; Sat, 2 Dec 2023 10:58:47 -0800 (PST) Received: by smtp.kernel.org (Postfix) with ESMTPSA id EFE6EC433C7; Sat, 2 Dec 2023 18:58:46 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1701543527; bh=pGZmxg4gMuH9Y/xp6YNdSj3V/YUamxIEYzNm/xMRWhc=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=r5yZi5optou1fyuiBv5bgcirRha8rYqhwkAX11o+bLsdJBri1Fmv7k+S5o9F9lJfA isTpc5oXp+nyuu7xLVXXETZby8sI2NMCWrokZ0+gnZbq30UjgodzuG6bCvrrIZftM6 4lGBJ7iHwt94DT1YeWwhZ9hQ8pYaabSpMxuRHsX6s2PVwRI37XHV4fyYjBSUvYdLP2 tI6GWln+sXwdCT+o4lvbpWZVshBW1fXT2ncZFBFXq969gGcxDO3xerB/Xrwty+dTam 9abRCz+Rxabl05bmByuODvkNSB3GAUNWTxdMvrWn9DGk+xLapAQelv8vlNKtlyvwfU dDSaOLegQx/3A== Date: Sat, 2 Dec 2023 10:58:45 -0800 From: Jakub Kicinski To: Andrew Lunn Cc: Justin Lai , davem@davemloft.net, edumazet@google.com, pabeni@redhat.com, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, pkshih@realtek.com, larry.chiu@realtek.com Subject: Re: [PATCH net-next v13 01/13] rtase: Add pci table supported in this module Message-ID: <20231202105845.12e27e31@kernel.org> In-Reply-To: <27b2b87a-929d-4b97-9265-303391982d27@lunn.ch> References: <20231130114327.1530225-1-justinlai0215@realtek.com> <20231130114327.1530225-2-justinlai0215@realtek.com> <20231201203602.7e380716@kernel.org> <27b2b87a-929d-4b97-9265-303391982d27@lunn.ch> MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-1.2 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Sat, 02 Dec 2023 11:05:56 -0800 (PST) On Sat, 2 Dec 2023 17:27:57 +0100 Andrew Lunn wrote: > > > + * The block of the Realtek RTL90xx series is our entire chip architecture, > > > + * the GMAC is connected to the switch core, and there is no PHY in between. > > > + * In addition, this driver is mainly used to control GMAC, but does not > > > + * control the switch core, so it is not the same as DSA. > > > > Okay, but you seem to only register one netdev. > > > > Which MAC is it for? > > The GMAC one. This is going to be a DSA system, and this driver is for > the conduit MAC the CPU uses. At some point, i hope there is a DSA > driver added, or the existing realtek driver is extended to support > this switch. Oh, thanks, it even says so in the comment. I blame it on late night reviewing. I was confused by the "driver [...] does not control the switch core, so it is not the same as DSA." Looking at the discussion in v3 it sounds like the switch is controlled by a different PCI function? In which case it very much sounds like DSA. Or maybe there was a minor misunderstanding there, and the driver will need MFD / auxbus, which is still close to DSA. I'm mainly asking to make sure we avoid "implicitly programming" the switch, like, IIUC, one of the TI drivers did. And we ended up with multiple versions / modes of operation :( Sounds like this driver doesn't touch switch registers yet, tho, so all good.