Received: by 2002:a05:7412:b10a:b0:f3:1519:9f41 with SMTP id az10csp2591004rdb; Mon, 4 Dec 2023 01:42:50 -0800 (PST) X-Google-Smtp-Source: AGHT+IHCtNkENbOn4D7odYj6ATjtVyMNM5Tva72CR0Xf6qN26Me9YcPCkbF8TzdQ48Pba/PpkZMs X-Received: by 2002:a17:902:f68d:b0:1cf:b55d:a12c with SMTP id l13-20020a170902f68d00b001cfb55da12cmr4037986plg.2.1701682969670; Mon, 04 Dec 2023 01:42:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701682969; cv=none; d=google.com; s=arc-20160816; b=KRIm/p2YLwvOhOlTxWE++fAhtGv0jzCoTSUKqdP/UGp3u5/zisJCko4N3t5+EirQld pVOddiAzmazz7b70f3C9JOTL+hgYgWJ2Zp8QtrWTXEALkBHyobVeDlE9J6a+oK7XIFJ/ wqo86qseDzGyREdk2bR3iWSbuxcogfAL0pEryFHMxVLXsllbpHCp68/GjEvOwirHj50j wTDaF2bGY4qcmabGHfqKWw5vJHeDeVvrphLyHGNLfUdmeUWZm5Ffin5dh1vfn/fIGa6u qlPUrk6jMv6x317MbvxspddraTVEoOcm/rq5+98xLudIk7GOlWZnDb6nX1GoeOjHIMaG BUZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:subject:cc:to:from:date :dkim-signature; bh=V6mwSI4Y7E2YoatXP28KfUcXSd+cWyBD6m5SCUOhMLw=; fh=taIMow7Ej//cW0rLBkSVhdl+NX2AereaKqNFWNazwGU=; b=pnCM0jQMx34jQsYWsWdKSEPfRYtVYtheocTN3Ub8uoofXKKx0ZZ5rgFwQWhlClP/x7 dMPZ7e3LUkhsTr/1tG3lNp7g7fflsqwQI/F8NK7h25kLAqbfAOxzm8SqQkrXPlNqERlj 9umUccKTTs/ycViaNCoHAPw4m6vQ/k9kly/qGGIbvaz+hZ+nekRZ7hQXwSSyUmaatxN8 U2RlE56i4PlT2VAqz1RbdAJV2PKLKSuXONab71uc9IP4Py1Zi5QHwHBvpNkOt9HeyXFi 3MNjqBCpiBRqIo4qy638m9DJzrtO/c61HL07yItqjpP88Z8dRcN1gAWUk3ZvWQxvHJEY nCGw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=ZyUwmHe4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:1 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from morse.vger.email (morse.vger.email. [2620:137:e000::3:1]) by mx.google.com with ESMTPS id 12-20020a170902c14c00b001d0050e245asi6530470plj.19.2023.12.04.01.42.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 04 Dec 2023 01:42:49 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:1 as permitted sender) client-ip=2620:137:e000::3:1; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=ZyUwmHe4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:1 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by morse.vger.email (Postfix) with ESMTP id 2BF17805F2DF; Mon, 4 Dec 2023 01:42:47 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at morse.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235453AbjLDJmd (ORCPT + 99 others); Mon, 4 Dec 2023 04:42:33 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40150 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235390AbjLDJmU (ORCPT ); Mon, 4 Dec 2023 04:42:20 -0500 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9909A10C for ; Mon, 4 Dec 2023 01:42:06 -0800 (PST) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 8994FC433C8; Mon, 4 Dec 2023 09:42:02 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1701682926; bh=XrenbCCTdGXlEOxkDWc34E9QbP9g/lZxyxwOkJJWXeg=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=ZyUwmHe4oVNmRXSWmRDb3GxHNO03t017k9iIewJS6AzZJ7VNkLiWXpJPsYK6+KAsy KGr4x66lKRC3oABCMIxYSagV6JgqfJxD15eO84RDUNpxgj9IMfADLKO0P4VZ/md3Z0 uwiavKyB6CA4eZB8a7rICcocLAQLIyeX5jxJXkMvvKTSxfO6NIS4lufcXrN0h/d3D9 3/XRmIbBF6buFGqzyPEvgAImVbW9wuOWAawXMSZwjDg0mNrRSzL10HINLTubAAlf65 Q5Y8/ZPEdbpDi/uDRfllkGDMHRnGwp31hEfB+4SsPiehWsxTyiQOPs9dXTzI9Q0OHK JL2vwMweCNWJg== Date: Mon, 4 Dec 2023 09:41:57 +0000 From: Jonathan Cameron To: Cc: , , , , , , , Subject: Re: [PATCH v2 1/2] dt-bindings: iio: adc: adding dt-bindings for PAC193X Message-ID: <20231204094157.775f604e@jic23-huawei> In-Reply-To: <1fb7d32772cb5e76a5f1fd6b8f3b32754f8a9395.camel@microchip.com> References: <20231025134404.131485-1-marius.cristea@microchip.com> <20231025134404.131485-2-marius.cristea@microchip.com> <20231025-cheddar-tucking-b2ea777ed4f9@spud> <937af3ec4012c6ec1d66285660d8c56dcf356703.camel@microchip.com> <20231026-perkiness-financial-55313e297230@spud> <20231027152625.44b26d80@jic23-huawei> <1fb7d32772cb5e76a5f1fd6b8f3b32754f8a9395.camel@microchip.com> X-Mailer: Claws Mail 4.1.1 (GTK 3.24.38; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-1.2 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on morse.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (morse.vger.email [0.0.0.0]); Mon, 04 Dec 2023 01:42:47 -0800 (PST) On Tue, 7 Nov 2023 08:55:48 +0000 wrote: > Hi >=20 > On Fri, 2023-10-27 at 15:26 +0100, Jonathan Cameron wrote: > > EXTERNAL EMAIL: Do not click links or open attachments unless you > > know the content is safe > >=20 > > On Thu, 26 Oct 2023 17:08:07 +0100 > > Conor Dooley wrote: > > =20 > > > On Thu, Oct 26, 2023 at 03:23:46PM +0000, > > > Marius.Cristea@microchip.com=C2=A0wrote: =20 > > > > Hi Conor, > > > >=20 > > > > On Wed, 2023-10-25 at 16:08 +0100, Conor Dooley wrote: =20 > > > > > Hey Marius, > > > > >=20 > > > > > On Wed, Oct 25, 2023 at 04:44:03PM +0300, > > > > > marius.cristea@microchip.com=C2=A0wrote: =20 > > > > > > From: Marius Cristea > > > > > >=20 > > > > > > This is the device tree schema for iio driver for > > > > > > Microchip PAC193X series of Power Monitors with Accumulator. > > > > > >=20 > > > > > > =20 > ...... > > > > > > + > > > > > > +=C2=A0 reg: > > > > > > +=C2=A0=C2=A0=C2=A0 maxItems: 1 > > > > > > + > > > > > > +=C2=A0 "#address-cells": > > > > > > +=C2=A0=C2=A0=C2=A0 const: 1 > > > > > > + > > > > > > +=C2=A0 "#size-cells": > > > > > > +=C2=A0=C2=A0=C2=A0 const: 0 > > > > > > + > > > > > > +=C2=A0 interrupts: > > > > > > +=C2=A0=C2=A0=C2=A0 description: IRQ line of the ADC > > > > > > +=C2=A0=C2=A0=C2=A0 maxItems: 1 > > > > > > + > > > > > > +=C2=A0 drive-open-drain: > > > > > > +=C2=A0=C2=A0=C2=A0 description: The IRQ signal is configured a= s open-drain. > > > > > > +=C2=A0=C2=A0=C2=A0 type: boolean > > > > > > +=C2=A0=C2=A0=C2=A0 maxItems: 1 > > > > > > + > > > > > > +=C2=A0 microchip,slow-io: > > > > > > +=C2=A0=C2=A0=C2=A0 type: boolean > > > > > > +=C2=A0=C2=A0=C2=A0 description: | > > > > > > +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 A GPIO used to trigger a change= is sampling rate > > > > > > (lowering > > > > > > the chip power consumption). > > > > > > +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 In default mode, if this pin is= forced high, sampling > > > > > > rate > > > > > > is forced to eight > > > > > > +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 samples/second. When it is forc= ed low, the sampling > > > > > > rate is > > > > > > 1024 samples/second unless > > > > > > +=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 a different sample rate has bee= n programmed. =20 > > > > >=20 > > > > > This description doesn't really make sense to me - if a GPIO is > > > > > used > > > > > to > > > > > drive the pin low or high, why do we need a property? A DT > > > > > property > > > > > implies that this is a static configuration depending on the > > > > > board, > > > > > but > > > > > reading the description this seems to be something that can be > > > > > toggled > > > > > at runtime. > > > > > I do note though, that this GPIO is not documented in the > > > > > binding, so > > > > > I > > > > > suppose what really needs to happen here is document the gpio > > > > > so that > > > > > the driver can determine at runtime what state this pin is in? > > > > >=20 > > > > > Also, you say "In default mode", but don't mention what the > > > > > non- > > > > > default > > > > > mode is. What happens in the other mode? =20 > > > =20 > > > > This is a "double function" pin. On the PAC193x there is the > > > > SLOW/ALERT > > > > pin. At runtime this pin could be configured as an input to the > > > > PAC and > > > > the functionality will be "SLOW" that means if it is forced high, > > > > the > > > > PAC will work in low power mode by changing the sample rate to 8 > > > > SPS. > > > > If it's forced low the PAC will work at it's full sample rate. =20 > > >=20 > > > Since this is a runtime thing, it doesn't make sense to have a > > > property > > > that is set at dts creation time that decides what mode the pin is > > > in. > > > =20 > > > > "SLOW" is the default function of the pin but it may be > > > > programmed to > > > > function as ALERT pin (Open Collector when functioning as ALERT, > > > > requires pull-up resistor to VDD I/O). This time the pin will be > > > > set as > > > > output from PAC (ALERT functionality) to trigger an interrupt to > > > > the > > > > system (this is covered by the interrupts and drive-open-drain). =20 > > >=20 > > > Hmm, at the risk of getting out of my depth with what the GPIO > > > subsystem > > > is capable of doing, I would expect to see something like > > >=20 > > > sampling-rate-gpios: > > > =C2=A0 description: > > > =C2=A0=C2=A0=C2=A0 > > > =C2=A0 maxItems: 1 > > >=20 > > > Which would allow the driver to either drive this pin via the gpio > > > subsystem, or to use the interrupt property to use it as an > > > interrupt > > > instead. > > >=20 > > > Perhaps Jonathan etc knows better for these sort of dual mode pins. = =20 > >=20 > > Beyond them being a pain? The fun is they may get wired to interrupt > > controllers that are also GPIOs or they may not (and the other way > > around > > with them wired to GPIO pins that aren't interrupt pins). > >=20 > > I don't understand the usecase for the SLOW control. > > Given it seems software can override the use for SLOW I'd be tempted > > to > > always do that. > > Thus making this pin useable only as an optional interrupt. > >=20 > > If someone hard wires it to high or low that is harmless if we aren't > > letting it control anything. > > =20 >=20 > Here I was trying to define/describe 3 possible situations: > - 1) the pin is not used at all, so it doesn't matter if it's connected > somewhere >=20 > - 2) the pin is user configured as "interrupt" and it's connected to > the interrupt controller (this case is not supported in the driver > right now) >=20 > - 3) the pin is user configured as "SLOW" (this case is not supported > in the driver right now). That means it should be connected to a GPIO > pin. This function (SLOW control) will automatically change the PAC > internal sampling frequency to lower the PAC internal power > consumption. For example, the PAC could be configured to a sample rate > of 1024 samples/s (it will consume maximum current). Using the SLOW > control, the chip will internally change to 8 samples/s but the math > internally will "behave" as the 1024 samples/s but at a much lower > power consumption. It's very useful in case the system wants to lower > power consumption (we still need to measure battery power consumption > even if the system is put into a low power state). PAC internal power > consumption is proportional to the number of channels used and also the > sampling frequency. So far so good, but how does 3 differ from just setting the chip to sample at 8 samples/s, which I believe we can do from software? Anyhow, for a DT binding, provide both gpio and interrupt as optional and the driver can make up it's mind on what to do if both are provided. Jonathan >=20 >=20 >=20 > > > =20 > > > > The system could work fine without this pin. The driver doesn't > > > > use > > > > interrupt at this time, but it could be extended. =20 > > >=20 > > > Cheers, > > > Conor. =20 > > =20 >=20 > Thanks, > Marius