Received: by 2002:a05:7412:8d10:b0:f3:1519:9f41 with SMTP id bj16csp194931rdb; Tue, 5 Dec 2023 02:54:50 -0800 (PST) X-Google-Smtp-Source: AGHT+IE3UfeFMk4UO9BIH29TB/7DzXrJnKtsCHhlGFKwFU1mUCyRW3U7SIh/MLL5/A6qg8ix4mwY X-Received: by 2002:a05:6358:913:b0:16d:b449:fe9d with SMTP id r19-20020a056358091300b0016db449fe9dmr3693221rwi.3.1701773689847; Tue, 05 Dec 2023 02:54:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701773689; cv=none; d=google.com; s=arc-20160816; b=JToWHK6fMT2dvheQMxvL+7xY6FTG0/ihY+vvzlkndTQxOIjfroQlU1qqJFXBm02O8i CyrXMV8Gwf/dnkzoBLjpid3b6r1OcozHQISdkwOmt4iAmFW6exQw0O5B2MBu2PDpJ0lQ sLlzuM1Xd5uMWJnHyWKU6f/Hvo/e72iRkfEn49i9zI849q4DN/NPP/7Ciie6dKOq5I1c tDCdqmpilVfKrt3Xrd4b0AKS+Isj4nZnECtdZwTBIPHVGzNHfuwBKbiYUncO2Gh8xpi8 +ASKEemiM1H4aDG+5PE2cdQkUGTlA1IDkVYN0rPl68LIa5lqEq+1WleERwfs8DADTfbg LqIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=dDRPnKJoLc1GtAiBypAVTx3BYAZsoeFq7nosJJNba1U=; fh=dzeRgVLGDmVq9hNJEiN0n1V/WgGOP0ldIogBD04cMYo=; b=YVTwUaeCGL65/yDA5cz2xtPaWQRtFPJUAVsKuFoBQF9oT4KHUK99lKpeZC50pz1xxY lbIGerNinCnyfXZuRKYhoTVILdolFH+n6ggKkeHzr46z+cDi45EyoR3dlBlnhUalpPFE nuF6reD3DX1TOxzE3zxTFOYsswkO5mBP6xVolcn+SejvDt83oFSdD3wxeRgO3JhDTqNj 5C+d183ExYYpGdYr9zkusSTR1Ubiz8cTs+qoqAj07tqMh4cBrSMF+IG+zz3MFSlR8u+s fhG1kznSscNOfeDfuzWklrgbWxKy1TJHekAMvEGFIh1NcyEBbc9eZ+8eoeLG9l6qMqKn n9vQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IY34Fm8h; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Return-Path: Received: from snail.vger.email (snail.vger.email. [23.128.96.37]) by mx.google.com with ESMTPS id k28-20020a63ba1c000000b005c662c8da7fsi5296679pgf.730.2023.12.05.02.54.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 05 Dec 2023 02:54:49 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) client-ip=23.128.96.37; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IY34Fm8h; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id 971BB80BE2CD; Tue, 5 Dec 2023 02:54:48 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1376852AbjLEKyf (ORCPT + 99 others); Tue, 5 Dec 2023 05:54:35 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51702 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346840AbjLEKyR (ORCPT ); Tue, 5 Dec 2023 05:54:17 -0500 Received: from mail-ej1-x633.google.com (mail-ej1-x633.google.com [IPv6:2a00:1450:4864:20::633]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4953CD53 for ; Tue, 5 Dec 2023 02:54:19 -0800 (PST) Received: by mail-ej1-x633.google.com with SMTP id a640c23a62f3a-a1c7b20f895so50520166b.2 for ; Tue, 05 Dec 2023 02:54:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1701773657; x=1702378457; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dDRPnKJoLc1GtAiBypAVTx3BYAZsoeFq7nosJJNba1U=; b=IY34Fm8hDnkrZJqFwWzNctwqMC1ZJSCdS0VvXSLochQxNxYzfdVH1r19Tvv5MnAXqP NgN1BYi+L2AkgF0qHZpU9FTkK0rOhVO5ozqwiVnxxQcuAg1RjIeVOpOPOhHmIGB+Rqx0 FGSHe2vgeQY33tg4LLDWUE47hvMLjCAZ9VVuM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1701773657; x=1702378457; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=dDRPnKJoLc1GtAiBypAVTx3BYAZsoeFq7nosJJNba1U=; b=UF3qMdyLanrLaC9XcgT0QbKriykfIv1KvIfQNhTkK47RwxAqAnYorLIH6ssj1Z7jJ7 +4mKLxK+XTCLYO++AWzUpE1rGkY557PGzObk6JTZdZ8135FtyU0LP+7H7echjr8E3nVo 1D2WJKgHL3CyBdh7OiBHkO4FpiEQWqZ6wiPdad1JzMI5Og/PNuxFVwTEvkW4HtG6ShfT oLKPd4CYEAbOuxZi8EAf9D3B1pAaJfrI0hpKuro1ADeKPmW5z1RMf2lF0VOnJR9GbZg+ TMOjQqa4ulKEkEhSLx/wYzUBGDAZHnN7vWMSKMCugGhUAWG06iW7XBtIYBX1rCdvhMvg 3TjQ== X-Gm-Message-State: AOJu0YyOGw2LaAJYOAy2tMsJ0X0KdCl/W3FY/ohqz0ZKbcIU+pGN3EJU noNAsc2v2P/w1bDGQ4MVCPWEg+N/2n+pqtWAR9RFtQ== X-Received: by 2002:a17:906:2210:b0:a17:da84:a24d with SMTP id s16-20020a170906221000b00a17da84a24dmr3690375ejs.22.1701773657494; Tue, 05 Dec 2023 02:54:17 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-95-129.retail.telecomitalia.it. [82.54.95.129]) by smtp.gmail.com with ESMTPSA id n23-20020a170906089700b0099297782aa9sm6413491eje.49.2023.12.05.02.54.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 05 Dec 2023 02:54:17 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Amarula patchwork , michael@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , NXP Linux Team , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 10/10] arm64: dts: imx8mn-bsh-smm-s2/pro: add display setup Date: Tue, 5 Dec 2023 11:52:57 +0100 Message-ID: <20231205105341.4100896-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20231205105341.4100896-1-dario.binacchi@amarulasolutions.com> References: <20231205105341.4100896-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Tue, 05 Dec 2023 02:54:48 -0800 (PST) From: Michael Trimarchi Add the display and nodes required for its operation. Signed-off-by: Michael Trimarchi Signed-off-by: Dario Binacchi --- (no changes since v3) Changes in v3: - Replace "synaptics,r63353" compatible with "syna,r63353", as required by vendor-prefixes.yaml. - Squash patch [09/11] dt-bindings: ili9805: add compatible string for Tianma TM041XDHG01 into [07/11] dt-bindings: display: panel: Add Ilitek ili9805 panel controller. Changes in v2: - Adjust the mipi_dsi node based on the latest patches merged into the mainline in the dtsi files it includes. - Added to the series the following patches: - 0001 drm/bridge: Fix bridge disable logic - 0002 drm/bridge: Fix a use case in the bridge disable logic - 0003 samsung-dsim: enter display mode in the enable() callback - 0004 drm: bridge: samsung-dsim: complete the CLKLANE_STOP setting .../freescale/imx8mn-bsh-smm-s2-common.dtsi | 1 + .../freescale/imx8mn-bsh-smm-s2-display.dtsi | 121 ++++++++++++++++++ 2 files changed, 122 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi index 22a754d438f1..bbb07c650da9 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-common.dtsi @@ -7,6 +7,7 @@ /dts-v1/; #include "imx8mn.dtsi" +#include "imx8mn-bsh-smm-s2-display.dtsi" / { chosen { diff --git a/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display.dtsi new file mode 100644 index 000000000000..f0a924cbe548 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mn-bsh-smm-s2-display.dtsi @@ -0,0 +1,121 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2021 BSH + */ + +/ { + backlight: backlight { + compatible = "pwm-backlight"; + pwms = <&pwm1 0 700000 0>; /* 700000 ns = 1337Hz */ + brightness-levels = <0 100>; + num-interpolated-steps = <100>; + default-brightness-level = <50>; + status = "okay"; + }; + + reg_3v3_dvdd: regulator-3v3-O3 { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_dvdd>; + regulator-name = "3v3-dvdd-supply"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio1 7 GPIO_ACTIVE_LOW>; + }; + + reg_v3v3_avdd: regulator-3v3-O2 { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_avdd>; + regulator-name = "3v3-avdd-supply"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio1 5 GPIO_ACTIVE_LOW>; + }; +}; + +&pwm1 { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_bl>; +}; + +&lcdif { + status = "okay"; + assigned-clocks = <&clk IMX8MN_VIDEO_PLL1>; + assigned-clock-rates = <594000000>; +}; + +&pgc_dispmix { + assigned-clocks = <&clk IMX8MN_CLK_DISP_AXI>, <&clk IMX8MN_CLK_DISP_APB>; + assigned-clock-parents = <&clk IMX8MN_SYS_PLL2_1000M>, <&clk IMX8MN_SYS_PLL1_800M>; + assigned-clock-rates = <500000000>, <200000000>; +}; + +&mipi_dsi { + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; + samsung,esc-clock-frequency = <20000000>; + samsung,pll-clock-frequency = <12000000>; + + panel@0 { + compatible = "sharp,ls068b3sx02", "syna,r63353"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_panel>; + reg = <0>; + + backlight = <&backlight>; + dvdd-supply = <®_3v3_dvdd>; + avdd-supply = <®_v3v3_avdd>; + reset-gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>; + + port { + panel_in: endpoint { + remote-endpoint = <&mipi_dsi_out>; + }; + }; + + }; + + ports { + port@1 { + reg = <1>; + mipi_dsi_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; +}; + +&gpu { + status = "okay"; +}; + +&iomuxc { + + /* This is for both PWM and voltage regulators for display */ + pinctrl_bl: pwm1grp { + fsl,pins = < + MX8MN_IOMUXC_GPIO1_IO01_PWM1_OUT 0x16 + >; + }; + + pinctrl_panel: panelgrp { + fsl,pins = < + MX8MN_IOMUXC_SAI3_RXC_GPIO4_IO29 0x16 /* panel reset */ + >; + }; + + pinctrl_dvdd: dvddgrp { + fsl,pins = < + MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x16 /* VDD 3V3_VO3 */ + >; + }; + + pinctrl_avdd: avddgrp { + fsl,pins = < + MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5 0x16 /* VDD 3V3_VO2 */ + >; + }; +}; -- 2.43.0