Received: by 2002:a05:7412:8d10:b0:f3:1519:9f41 with SMTP id bj16csp1229882rdb; Wed, 6 Dec 2023 12:13:57 -0800 (PST) X-Google-Smtp-Source: AGHT+IEBVbPIRY1Ph3eqPuxZdKX4t0lhuHS6q86zWFKITiRX/4cEYAxRCE793oXADAWYL/ay2ZPI X-Received: by 2002:a17:902:c945:b0:1d0:7b67:c535 with SMTP id i5-20020a170902c94500b001d07b67c535mr5106768pla.17.1701893636986; Wed, 06 Dec 2023 12:13:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701893636; cv=none; d=google.com; s=arc-20160816; b=zeSrmg2TmonER/1zWne5jnlMHz+Qnq5gn/0qtrtvU06dE1VIV64+QxTRa8CaoWsLoZ neVthZK9UNAABama8PTYm/AfPhI4GEO62KNnbLb4YTGGVcu0i0AGVpHC2jFw3DPBuIiu mHwDv3re4KscCPXjZHtppY6w66+FdqQX0rGNT9xVg1iKECIaQnDtw2Q/D7Md7+dpYu9C xyaEKJIZ26yAQNXBRlV7qDqH6jpo1EeTp2RCFJWamldT9gzt7Lh4rh48vsEw48ySq0YL 307X83uvTtwAqdTa3n6PYo5snNn2opGbz7N59pahLGgAbgcK11LcFqDrtz6HpLy9RO85 Uy6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=W8aftZ0D5wbPut5B6rJEhZ9gzitNK6AS8SL/qrYonFk=; fh=GS69O/4cJpYi1pSOvxmc2ttdZCZHkrRB3QAP1aeELJ0=; b=Qxb1jgideBOorNqfbzfZUAbnbFoo39AQ9xLJm9WuAGekSs95LcYsGK1L1soyX2hAmZ paD/8uD2UNPCAQmeFfR+1AZ7MpMwe4wWdhv05Bn50X2shNeO0S1ed0aaWpznvWaXm9V2 8DiDeoP4uALEHbQYwA4er1ESzCqD9lRvxLEq1mw8RzKzQueUTLGjXSYczZ557dd5zVM1 VFkkR5mpdXWg+Qd9PZS0RWzKXD4sUiVeJU00+7PrgpOcs4hG8GZB9YtXpxRc9BNuOAOH eSeeVfmicJjsyfrHrwyd6oLIreVZtloowKv2JA6bjyxwzMtdD86oteqMSYHGd4RwKSNF Ycvg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=YoGugz8N; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from groat.vger.email (groat.vger.email. [23.128.96.35]) by mx.google.com with ESMTPS id 12-20020a170902c14c00b001cfa2728007si302887plj.231.2023.12.06.12.13.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Dec 2023 12:13:56 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) client-ip=23.128.96.35; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=YoGugz8N; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id 96CBE80236C0; Wed, 6 Dec 2023 12:13:50 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1379520AbjLFUN2 (ORCPT + 99 others); Wed, 6 Dec 2023 15:13:28 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52442 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1379507AbjLFUN1 (ORCPT ); Wed, 6 Dec 2023 15:13:27 -0500 Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.31]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CA3D31A5; Wed, 6 Dec 2023 12:13:32 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1701893612; x=1733429612; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=NtWRySGhr0Bbdk5ZktY4nQZC/k3j2mpJylW2qfJns3c=; b=YoGugz8Nfv7j+dlCh7/G5wv/6nUUjUjGOTdNs57RfVfGIt/4FbTfbm3Z DoI606tmad9aNqdqyO4lhe9Vz3T8hNQOAgqnKOZkklqk6nvJmTwvgQhDU 3KIVSNrJ1Id7i8p6KBNI653zgyOHL80cln/pHY161bPukPZkLRJ7/nAzT Np3OtSGy3O+zsWkpjxatshvMA/l1w0cwNkH3JSzd6g1e1kzw3uu1fdrTs c9plU6lITlM1bpafrJF1BCh0wx9etyMr6tDnI4Su4k4OnOCDtqrtzl98M dNoYWFBlMoYS4NZzhUY/kF1mhYYFCj1Lxip8u3bIV4VL0cfZZJiGNLUzZ A==; X-IronPort-AV: E=McAfee;i="6600,9927,10916"; a="458445527" X-IronPort-AV: E=Sophos;i="6.04,256,1695711600"; d="scan'208";a="458445527" Received: from orsmga005.jf.intel.com ([10.7.209.41]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Dec 2023 12:13:32 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10916"; a="944766664" X-IronPort-AV: E=Sophos;i="6.04,256,1695711600"; d="scan'208";a="944766664" Received: from kanliang-dev.jf.intel.com ([10.165.154.102]) by orsmga005.jf.intel.com with ESMTP; 06 Dec 2023 12:13:31 -0800 From: kan.liang@linux.intel.com To: acme@kernel.org, irogers@google.com, peterz@infradead.org, mingo@redhat.com, namhyung@kernel.org, jolsa@kernel.org, adrian.hunter@intel.com, john.g.garry@oracle.com, will@kernel.org, james.clark@arm.com, mike.leach@linaro.org, leo.yan@linaro.org, yuhaixin.yhx@linux.alibaba.com, renyu.zj@linux.alibaba.com, tmricht@linux.ibm.com, ravi.bangoria@amd.com, linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Kan Liang Subject: [PATCH 0/6] Clean up perf mem Date: Wed, 6 Dec 2023 12:13:18 -0800 Message-Id: <20231206201324.184059-1-kan.liang@linux.intel.com> X-Mailer: git-send-email 2.35.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Wed, 06 Dec 2023 12:13:50 -0800 (PST) From: Kan Liang As discussed in the below thread, the patch set is to clean up perf mem. https://lore.kernel.org/lkml/afefab15-cffc-4345-9cf4-c6a4128d4d9c@linux.intel.com/ Introduce generic functions perf_mem_events__ptr(), perf_mem_events__name() ,and is_mem_loads_aux_event() to replace the ARCH specific ones. Simplify the perf_mem_event__supported(). Only keeps the ARCH-specific perf_mem_events array in the corresponding mem-events.c for each ARCH. There is no functional change. The patch set touches almost all the ARCHs, Intel, AMD, ARM, Power and etc. But I can only test it on two Intel platforms. Please give it try, if you have machines with other ARCHs. Here are the test results: Intel hybrid machine: $perf mem record -e list ldlat-loads : available ldlat-stores : available $perf mem record -e ldlat-loads -v --ldlat 50 calling: record -e cpu_atom/mem-loads,ldlat=50/P -e cpu_core/mem-loads,ldlat=50/P $perf mem record -v calling: record -e cpu_atom/mem-loads,ldlat=30/P -e cpu_atom/mem-stores/P -e cpu_core/mem-loads,ldlat=30/P -e cpu_core/mem-stores/P $perf mem record -t store -v calling: record -e cpu_atom/mem-stores/P -e cpu_core/mem-stores/P Intel SPR: $perf mem record -e list ldlat-loads : available ldlat-stores : available $perf mem record -e ldlat-loads -v --ldlat 50 calling: record -e {cpu/mem-loads-aux/,cpu/mem-loads,ldlat=50/}:P $perf mem record -v calling: record -e {cpu/mem-loads-aux/,cpu/mem-loads,ldlat=30/}:P -e cpu/mem-stores/P $perf mem record -t store -v calling: record -e cpu/mem-stores/P Kan Liang (6): perf mem: Add mem_events into the supported perf_pmu perf mem: Clean up perf_mem_events__ptr() perf mem: Clean up perf_mem_events__name() perf mem: Clean up perf_mem_event__supported() perf mem: Clean up is_mem_loads_aux_event() perf mem: Remove useless header files for X86 tools/perf/arch/arm64/util/mem-events.c | 36 +---- tools/perf/arch/arm64/util/mem-events.h | 7 + tools/perf/arch/arm64/util/pmu.c | 6 + tools/perf/arch/powerpc/util/mem-events.c | 13 +- tools/perf/arch/powerpc/util/mem-events.h | 7 + tools/perf/arch/powerpc/util/pmu.c | 11 ++ tools/perf/arch/s390/util/pmu.c | 3 + tools/perf/arch/x86/util/mem-events.c | 99 +++--------- tools/perf/arch/x86/util/mem-events.h | 10 ++ tools/perf/arch/x86/util/pmu.c | 11 ++ tools/perf/builtin-c2c.c | 28 +++- tools/perf/builtin-mem.c | 28 +++- tools/perf/util/mem-events.c | 177 +++++++++++++--------- tools/perf/util/mem-events.h | 15 +- tools/perf/util/pmu.c | 4 +- tools/perf/util/pmu.h | 7 + 16 files changed, 248 insertions(+), 214 deletions(-) create mode 100644 tools/perf/arch/arm64/util/mem-events.h create mode 100644 tools/perf/arch/powerpc/util/mem-events.h create mode 100644 tools/perf/arch/powerpc/util/pmu.c create mode 100644 tools/perf/arch/x86/util/mem-events.h -- 2.35.1