Received: by 2002:a05:7412:8d10:b0:f3:1519:9f41 with SMTP id bj16csp1433940rdb; Wed, 6 Dec 2023 20:59:33 -0800 (PST) X-Google-Smtp-Source: AGHT+IGJxdC9smGDN9Ho88hYreaN8WdCV7aVYNEdcTm6UID1Q3tmYhIQJIULIiWxYeWcOqu9cab6 X-Received: by 2002:a05:6a20:c1a6:b0:18b:94c5:257c with SMTP id bg38-20020a056a20c1a600b0018b94c5257cmr1884553pzb.16.1701925172940; Wed, 06 Dec 2023 20:59:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701925172; cv=none; d=google.com; s=arc-20160816; b=dwKTTyIPsW5Sh8ARBL31n5xQepOrhZIrChXCFkYZIIcIAWv12aQzbPVi2VbIQfW312 mOoZoFIVylzLQoNTxfMJYIMeJjDK9mhaotNnQiLjMQYNaXO2JAFZlaDyBn2tkIae5y0P FSzu0SAVvsSn98duLCkpwHu2LFgQh2jDJ2I6Nun2RNjNx6eEK4fxYdVpUzqAVt3JSuDl KZ3Ik31BCfQUZ72XWmCuYlcrdgJMlEMu2FnfaZt73BQeDnYB108/qVZNBg7Zuuhtlr+a xqi5qxtIWaADJysnQYeX5QgP4NrIZRrQPw6E3Nez3TKM8hw8rRun0+0jeYW4ZqB6Dyav Gr9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=Jr4UH8F+DE3ArwYzmkfUUv7q7YfLA+j7gzUA2z+yBXY=; fh=mJ58gG2l5yHsOZT6ifTDaAU7qIPT+lOwGsxyKq6nCmo=; b=vBaoywDjBM3j/6FtmG98iB5606JfXdPKwAfYskIQVIibRbyeOZc9wkJoKzCB7krh46 iDyHHIVIgk268EmX0WiaHmnp5gtDEJSSqta/Xn//C6u6/dpj0tguSffatYA+zsGyCp2Q 8rD5jbOC3Am/gmHzWBVo3nDX4W0SS45d1E0HyRQerlkH7SkTSzMKoBJdEOWyivSd/8/c ja/YSmGFnQ2DbdK9ziBlIOqih9I9lEF8b26tq6ijGr5t1oKJCRkxX7H5EAVnfutRrHVT uVzZr0Ec4vEY8fzcK/8bfRdQRFWBMUOqTGeAxmkoMH5gz8L+7RML3tNwDuAapoz2ZJrb wfRQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=QBHDw4tL; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from lipwig.vger.email (lipwig.vger.email. [2620:137:e000::3:3]) by mx.google.com with ESMTPS id l18-20020a170902d35200b001d005527017si443643plk.313.2023.12.06.20.59.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 Dec 2023 20:59:32 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) client-ip=2620:137:e000::3:3; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=QBHDw4tL; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:3 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by lipwig.vger.email (Postfix) with ESMTP id CD4FC814595E; Wed, 6 Dec 2023 20:59:29 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at lipwig.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230238AbjLGE7Q (ORCPT + 99 others); Wed, 6 Dec 2023 23:59:16 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38764 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230091AbjLGE7M (ORCPT ); Wed, 6 Dec 2023 23:59:12 -0500 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BB971A4; Wed, 6 Dec 2023 20:59:18 -0800 (PST) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 3B74x81e075216; Wed, 6 Dec 2023 22:59:08 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1701925148; bh=Jr4UH8F+DE3ArwYzmkfUUv7q7YfLA+j7gzUA2z+yBXY=; h=Date:Subject:To:CC:References:From:In-Reply-To; b=QBHDw4tLr0+GlfN5DA3hRvi3UTfXobLlHFecQk30bJcOE2bWdyQEIKs6kfq9DMj9X zG1fHV6aOVzAtidPjKDlMWjP8BrrD9S3RxfVMX6WBLBQg8etxmiBpZJjka33sd6QL8 5qKDYm1VJEx4BqpISx0s7Yrd3mzXigiGo+msA2Dc= Received: from DLEE114.ent.ti.com (dlee114.ent.ti.com [157.170.170.25]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 3B74x8AD117346 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 6 Dec 2023 22:59:08 -0600 Received: from DLEE106.ent.ti.com (157.170.170.36) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 6 Dec 2023 22:59:08 -0600 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 6 Dec 2023 22:59:08 -0600 Received: from [172.24.20.156] (lt5cd2489kgj.dhcp.ti.com [172.24.20.156]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 3B74x27E113972; Wed, 6 Dec 2023 22:59:03 -0600 Message-ID: <5eecd094-bc14-4257-bbe9-1e20aabd38f7@ti.com> Date: Thu, 7 Dec 2023 10:29:02 +0530 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v9 5/7] arm64: dts: ti: k3-am69-sk: Add support for TPS6594 PMIC Content-Language: en-US To: Neha Malcom Francis , , , , , , , CC: , , , , , , , , , , References: <20231205093439.2298296-1-n-francis@ti.com> <20231205093439.2298296-6-n-francis@ti.com> From: "Kumar, Udit" In-Reply-To: <20231205093439.2298296-6-n-francis@ti.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lipwig.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (lipwig.vger.email [0.0.0.0]); Wed, 06 Dec 2023 20:59:30 -0800 (PST) On 12/5/2023 3:04 PM, Neha Malcom Francis wrote: > This patch adds support for TPS6594 PMIC on wkup I2C0 bus. This device > provides regulators (bucks and LDOs), but also GPIOs, a RTC, a watchdog, > an ESM (Error Signal Monitor) which monitors the SoC error output > signal, and a PFSM (Pre-configurable Finite State Machine) which manages > the operational modes of the PMIC. > > Signed-off-by: Neha Malcom Francis > Tested-by: Manorit Chawdhry > --- > arch/arm64/boot/dts/ti/k3-am69-sk.dts | 100 ++++++++++++++++++++++++++ > 1 file changed, 100 insertions(+) > > diff --git a/arch/arm64/boot/dts/ti/k3-am69-sk.dts b/arch/arm64/boot/dts/ti/k3-am69-sk.dts > index 9868c7049bfb..dec27acb4e96 100644 > --- a/arch/arm64/boot/dts/ti/k3-am69-sk.dts > +++ b/arch/arm64/boot/dts/ti/k3-am69-sk.dts > @@ -431,6 +431,17 @@ J784S4_IOPAD(0x000, PIN_INPUT, 7) /* (AN35) EXTINTN.GPIO0_0 */ > }; > }; > > +&wkup_pmx1 { > + status = "okay"; > + > + pmic_irq_pins_default: pmic-irq-default-pins { > + pinctrl-single,pins = < > + /* (AA37) MCU_ADC1_AIN4.WKUP_GPIO0_83 */ > + J784S4_WKUP_IOPAD(0x12c, PIN_INPUT, 7) > + >; > + }; > +}; Could you re check this pin mux wkup_pmx1 is defined as reg = <0x00 0x4301c038 0x00 0x02c>; LTM, this is above wrt given size > + > &wkup_pmx2 { > bootph-all; > wkup_uart0_pins_default: wkup-uart0-default-pins { > @@ -631,6 +642,95 @@ eeprom@51 { > compatible = "atmel,24c512"; > reg = <0x51>; > }; > + > + tps659413: pmic@48 { > + compatible = "ti,tps6594-q1"; > + reg = <0x48>; > + system-power-controller; > + pinctrl-names = "default"; > + pinctrl-0 = <&pmic_irq_pins_default>; > + interrupt-parent = <&wkup_gpio0>; > + interrupts = <39 IRQ_TYPE_EDGE_FALLING>; > + ti,primary-pmic; > + > + gpio-controller; > + #gpio-cells = <2>; > + > + buck12-supply = <&vsys_3v3>; > + buck3-supply = <&vsys_3v3>; > + buck4-supply = <&vsys_3v3>; > + buck5-supply = <&vsys_3v3>; > + ldo1-supply = <&vsys_3v3>; > + ldo2-supply = <&vsys_3v3>; > + ldo3-supply = <&vsys_3v3>; > + ldo4-supply = <&vsys_3v3>; > + > + regulators { > + bucka12: buck12 { > + regulator-name = "vdd_ddr_1v1"; > + regulator-min-microvolt = <1100000>; > + regulator-max-microvolt = <1100000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + bucka3: buck3 { > + regulator-name = "vdd_ram_0v85"; > + regulator-min-microvolt = <850000>; > + regulator-max-microvolt = <850000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + bucka4: buck4 { > + regulator-name = "vdd_io_1v8"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + bucka5: buck5 { > + regulator-name = "vdd_mcu_0v85"; > + regulator-min-microvolt = <850000>; > + regulator-max-microvolt = <850000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + ldoa1: ldo1 { > + regulator-name = "vdd_mcuio_1v8"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + ldoa2: ldo2 { > + regulator-name = "vdd_mcuio_3v3"; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + ldoa3: ldo3 { > + regulator-name = "vds_dll_0v8"; > + regulator-min-microvolt = <800000>; > + regulator-max-microvolt = <800000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + > + ldoa4: ldo4 { > + regulator-name = "vda_mcu_1v8"; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-boot-on; > + regulator-always-on; > + }; > + }; > + }; > }; > > &wkup_gpio0 {