Received: by 2002:a05:7412:8d10:b0:f3:1519:9f41 with SMTP id bj16csp1504651rdb; Thu, 7 Dec 2023 00:27:13 -0800 (PST) X-Google-Smtp-Source: AGHT+IGvqOfTMlFnFVNjmNjKh6y1+ZPgXsLZyi2q+9LHZnv5nEbiZV/lY2Uh6DiKC4OT7jJUnDvV X-Received: by 2002:a05:6a00:2a08:b0:6ce:2732:1e06 with SMTP id ce8-20020a056a002a0800b006ce27321e06mr1819924pfb.64.1701937633294; Thu, 07 Dec 2023 00:27:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701937633; cv=none; d=google.com; s=arc-20160816; b=lGrxpJNwMRG13m17CiW+2LIanJyBXPf/9TkKnqESaioNLGupcq9WnuMDkqvSaFj6R1 UNiaeTjuovutMU4DbJ6mcUqwGXehISKcD5inbbU1OvTBeVO8+eV/qlC+Lf5a24aJPKcH eggiNd6iZU7ZZB8lQagYbBs1pPV/GkQjidsd82zVHHFTDvj1aS8x+s6LSIpXJsUgDDV5 jk92K4OBTxanvTehlyGevmw7ovBr1z7gSCYuZHjo7Wd9Yud12S6W61FE9uOh/S6b8Ojk MUha4i/4AUbJVDQflXUI/eEuWSKKyfUvOi2J9lwHrzoZOx6AP2wJmi7ycPn+nJwTgOUz BBDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=Xaj0x4k+ld+u2kOVUKdwjXgYdYvrFQwDvRLXmQnItnw=; fh=OUPemc+GQ3zBA2CMio0iOjyiAWS6NGzAhE5yfNCPWVk=; b=WZ9xUo+1b2qT1dnubb/kYPzhyIbEsq352FNPRNE4asSs5ohX7xtnsguSS6cX4c3TCK iRIVJ/Wda1TE/ZgC6cz5PREHMSmeNH1DuVJNOaTiDaTZi/4yiMoqrijgtBrdxb06Znqo HQB7WJx447Ik+F7hzHP9xkTQeunNap6yxy3Qq57CgiOr05gghCMPY+EVQ1jLQpjDLWDs aG9zF5ohp5XigzzhjY3hQvb+hsvTHwbXdEwHjrLAvK1y8ZKC75x/dAI0iU3fTLXDIZB1 dc+YUjJ48e4jKsKoDuRXq8VmTE2F5OTgC3HpVbK06m5+9TOfbvvf8gAy564qs6pbHXWl rQ5g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=msSUWIQW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from groat.vger.email (groat.vger.email. [23.128.96.35]) by mx.google.com with ESMTPS id cw22-20020a056a00451600b006ce7b6f8c7esi852526pfb.210.2023.12.07.00.27.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Dec 2023 00:27:13 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) client-ip=23.128.96.35; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=msSUWIQW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id DB7AF80EE7B3; Thu, 7 Dec 2023 00:27:09 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229936AbjLGI0v (ORCPT + 99 others); Thu, 7 Dec 2023 03:26:51 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58094 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229456AbjLGI0u (ORCPT ); Thu, 7 Dec 2023 03:26:50 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 541F6D3; Thu, 7 Dec 2023 00:26:55 -0800 (PST) Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3B76inA2010319; Thu, 7 Dec 2023 08:26:20 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=Xaj0x4k+ld+u2kOVUKdwjXgYdYvrFQwDvRLXmQnItnw=; b=msSUWIQWDHZ6naQJYFmyMCk/QPX8jnPE6KKa6j4xnPcDZY+YvHnae0YwLL2yYPnzALv5 R+smGzzh3j7NraelEKYPk7kvsyGaqIUQMMHh+EMlzapyHweMs7a9lgE6D7LaDmxgjrmV B9jQpMkwQ40fn2LvPGe54WSeFq2gKyFZDWg+OrXr91vDxotFAdnfQTtIpYyscN+DVIb0 H9An11g1iIMSPjkG8fF6cU1MzoIYsgUPlmOP6U2GysUew7wrdKsKzb1qBLBvRDNYoc50 sr+lSO4bXO/yDL6UFGlGfM2XN21BZnDY4zzejCZDwrti7Z/jEI5qoUFayiMqu3UtSQ/i 2Q== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3uu2trguxy-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 07 Dec 2023 08:26:19 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3B78QIEC027546 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 7 Dec 2023 08:26:18 GMT Received: from [10.253.37.252] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Thu, 7 Dec 2023 00:26:14 -0800 Message-ID: Date: Thu, 7 Dec 2023 16:26:12 +0800 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v8 00/10] Enable HS-G5 support on SM8550 To: , , , , , , , , CC: , , Matthias Brugger , AngeloGioacchino Del Regno , "open list:ARM/Mediatek SoC support:Keyword:mediatek" , "moderated list:ARM/Mediatek SoC support:Keyword:mediatek" , "moderated list:ARM/Mediatek SoC support:Keyword:mediatek" References: <1701520577-31163-1-git-send-email-quic_cang@quicinc.com> Content-Language: en-US From: Can Guo In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 20h9VHmRNRiOcuKPsvRWwmYo31i8tXaW X-Proofpoint-ORIG-GUID: 20h9VHmRNRiOcuKPsvRWwmYo31i8tXaW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-12-07_06,2023-12-06_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 suspectscore=0 malwarescore=0 impostorscore=0 lowpriorityscore=0 bulkscore=0 clxscore=1011 mlxscore=0 adultscore=0 priorityscore=1501 mlxlogscore=999 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2311290000 definitions=main-2312070067 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Thu, 07 Dec 2023 00:27:10 -0800 (PST) Hi Neil, On 12/7/2023 4:22 PM, neil.armstrong@linaro.org wrote: > Hi Can, > > On 02/12/2023 13:36, Can Guo wrote: >> This series enables HS-G5 support on SM8550. >> >> This series is rebased on below changes from Mani - >> https://patchwork.kernel.org/project/linux-scsi/patch/20230908145329.154024-1-manivannan.sadhasivam@linaro.org/ >> https://patchwork.kernel.org/project/linux-scsi/patch/20230908145329.154024-2-manivannan.sadhasivam@linaro.org/ >> >> This series is tested on below HW combinations - >> SM8550 MTP + UFS4.0 >> SM8550 QRD + UFS3.1 >> SM8450 MTP + UFS3.1 (for regression test) >> SM8350 MTP + UFS3.1 (for regression test) >> >> Note that during reboot test on above platforms, I occasinally hit PA >> (PHY) >> error during the 2nd init, this is not related with this series. A fix >> for >> this is mentioned in below patchwork - >> >> https://patchwork.kernel.org/project/linux-scsi/patch/1698145815-17396-1-git-send-email-quic_ziqichen@quicinc.com/ >> >> Also note that on platforms, which have two sets of UFS PHY settings are >> provided (say G4 and no-G4, G5 and no-G5). The two sets of PHY >> settings are >> basically programming different values to different registers, mixing the >> two sets and/or overwriting one set with another set is definitely not >> blessed by UFS PHY designers. For SM8550, this series will make sure we >> honor the rule. However, for old targets Mani and I will fix them in >> another series in future. > > You dropped my tested-by tags, but I did a new test with v8 and: > > Tested-by: Neil Armstrong # on SM8550-QRD > Tested-by: Neil Armstrong # on SM8650-QRD > Thank you so much for testing this series. I am sorry that I dropped the tested-by tags, since I slightly updated the last patch in this series, so I thought I should not apply the Tested-by tags from you. Thanks, Can Guo. > Thanks, > Neil > >> >> v7 -> v8: >> In "scsi: ufs: ufs-qcom: Add support for UFS device version >> detection", fixed a BUG introduced from v6 -> v7. The spare register >> is added since HW ver 5, although reading the spare register on HW ver >> 4 is just getting 0x0, to be on the safe side, we are exluding HW ver 4. >> >> v6 -> v7: >> 1. Rebased on linux-next, based SM8650 PHY settings are merged there, >> no changes to patches for UFS driver >> 2. Addressed comments from Mani >> >> v5 -> v6: >> 1. Rebased on scsi-queue-6.8 >> 2. Addressed comments from Dmitry and Mani in patches to >> phy-qcom-qmp-ufs.c >> >> v4 -> v5: >> Removed two useless debug prints in patch #9 >> >> v3 -> v4: >> Used .tbls_hs_overlay array instead of adding more tables with >> different names like .tbls_hs_g5 >> >> v2 -> v3: >> 1. Addressed comments from Andrew, Mani and Bart in patch #1 >> 2. Added patch #2 as per request from Andrew and Mani >> 3. Added patch #4 to fix a common issue on old targets, it is not >> necessary >>     for this series, but put in this series only because it would be >> easier >>     to maintain and no need to rebase >> 4. Addressed comments from Dmitry and Mani in patches to >> phy-qcom-qmp-ufs.c >> >> v1 -> v2: >> 1. Removed 2 changes which were exposing power info in sysfs >> 2. Removed 1 change which was moving data structs to phy-qcom-qmp-ufs.h >> 3. Added one new change (the 1st one) to clean up usage of >> ufs_dev_params based on comments from Mani >> 4. Adjusted the logic of UFS device version detection according to >> comments from Mani: >>     4.1 For HW version < 0x5, go through dual init >>       4.2 For HW version >= 0x5 >>         a. If UFS device version is populated, one init is required >>         b. If UFS device version is not populated, go through dual init >> >> Bao D. Nguyen (1): >>    scsi: ufs: ufs-qcom: Add support for UFS device version detection >> >> Can Guo (9): >>    scsi: ufs: host: Rename structure ufs_dev_params to ufs_host_params >>    scsi: ufs: ufs-qcom: No need to set hs_rate after >>      ufshcd_init_host_param() >>    scsi: ufs: ufs-qcom: Setup host power mode during init >>    scsi: ufs: ufs-qcom: Allow the first init start with the maximum >>      supported gear >>    scsi: ufs: ufs-qcom: Limit HS-G5 Rate-A to hosts with HW version 5 >>    scsi: ufs: ufs-qcom: Set initial PHY gear to max HS gear for HW ver 4 >>      and newer >>    scsi: ufs: ufs-qcom: Check return value of phy_set_mode_ext() >>    phy: qualcomm: phy-qcom-qmp-ufs: Rectify SM8550 UFS HS-G4 PHY Settings >>    phy: qualcomm: phy-qcom-qmp-ufs: Add High Speed Gear 5 support for >>      SM8550 >> >>   drivers/phy/qualcomm/phy-qcom-qmp-pcs-ufs-v6.h     |   2 + >>   drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v6.h |   2 + >>   .../qualcomm/phy-qcom-qmp-qserdes-txrx-ufs-v6.h    |   9 + >>   drivers/phy/qualcomm/phy-qcom-qmp-ufs.c            | 191 >> ++++++++++++++++++--- >>   drivers/ufs/host/ufs-exynos.c                      |   7 +- >>   drivers/ufs/host/ufs-hisi.c                        |  11 +- >>   drivers/ufs/host/ufs-mediatek.c                    |  12 +- >>   drivers/ufs/host/ufs-qcom.c                        |  97 ++++++++--- >>   drivers/ufs/host/ufs-qcom.h                        |   7 +- >>   drivers/ufs/host/ufshcd-pltfrm.c                   |  69 ++++---- >>   drivers/ufs/host/ufshcd-pltfrm.h                   |  10 +- >>   11 files changed, 309 insertions(+), 108 deletions(-) >> >