Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:1 as permitted sender) client-ip=2620:137:e000::3:1;
From:   "xiaowu.ding" <xiaowu.ding@jaguarmicro.com>
To:     viresh.kumar@linaro.org, Tushar.Khandelwal@arm.com,
        jassisinghbrar@gmail.com, linux-kernel@vger.kernel.org
Cc:     xiaowu.ding@jaguarmicro.com
Subject: [PATCH v2] mailbox: arm_mhuv2: Fix a bug for mhuv2_sender_interrupt
Date:   Tue, 12 Dec 2023 19:37:22 +0800
Message-Id: <20231212113722.863-1-xiaowu.ding@jaguarmicro.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?8pLpRB68CdR/iZRphyEoFpj1IehlY+ZTXZkkphfmFiBx11kLCLkTpsnA9uio?=
 =?us-ascii?Q?PiCqY0kGjkztqR7MOtTa6712Wmu1NWb58xUUMoQxEkXOqs0MbYy+QdiXFowB?=
 =?us-ascii?Q?0Be6gM0wq/1bB/Mc4mV1EP6fyfgh4LaLDUfffdGrA4L+oxqsyaSqtOI0Nytd?=
 =?us-ascii?Q?pkr3ZekK58cnG6R6HJs33rR1phLbnt2SnXquXtcg61qUnREAmpfnG3NRYfF9?=
 =?us-ascii?Q?9gjMRODChNvItOdrADUk1xBIE8722I62Pp6I6tnQ2ws3XZjYwO1WNbBjFORc?=
 =?us-ascii?Q?eyPP3HhFbl4aMFeH5xN8aBgKmOVW+dRq6nHYPdC2mEjfW8ozJ6YJMIDOWt+V?=
 =?us-ascii?Q?oq6R0AXCVn70tVATbxrilAovfta3t+UlzN/tQ4x4YItUdS8Ib4jqddRlbKQA?=
 =?us-ascii?Q?/Aa/IE1Ehwgn427gNMOnQBslwbM2tyFq1fki9zmiRHi4IPVRZjmADwM7WrtJ?=
 =?us-ascii?Q?M1ECKRTpHs0Lvh6iI7/iVL/Sfi/kkq4zMThz72XDhjP0orcVQJQvByVNtMJV?=
 =?us-ascii?Q?g85A/jMs/lbiC/XFX0YxgDIEWaja9ftfaAP5VvXgOTuFgVC1BBiM/T2ITEgO?=
 =?us-ascii?Q?KVlRlfNHKBwPYyNIFiIp/vCNJ/yXIp/qcupwBWw9HZSHuE9I89zY+LScoEep?=
 =?us-ascii?Q?d0nBc1PPX0lcFxLS6dkIYfUQ5LKgViC8akqZ4ZJWyERI1UAtumJK9DFs3Sp5?=
 =?us-ascii?Q?Wvx/cjjL/+fTxtYgKY2oIgaC6u2mWT+IiPbETUhsAYwU36KGzZsI9DNSu96p?=
 =?us-ascii?Q?du47TyYRk1FDNSZf6lpyA1tNDZkT0l5xS5iVa5ug1Pxgl1t1lrZ9hPwcstK6?=
 =?us-ascii?Q?QxSeEezobT52hFXaisJSqj/rgXULdpz0ICABW3AqePKGLBpacdpAezC7q+vs?=
 =?us-ascii?Q?BBHQewieyXlOc6UUB+Hbn+24IsT0rT/mrexgqBbZOWUeyQ2n3PKKYgOCELYA?=
 =?us-ascii?Q?ywLEzntiCoxfGmyBrncfF4gUpWeIuFv9TjQih3/gnwn7Zl+lFUYbG1Paneao?=
 =?us-ascii?Q?avgjdDCdMRgi2yUPTrW/amLuGQxVPr4MahqmzTrAQGL4Th8NnUE7hTRV/5Ze?=
 =?us-ascii?Q?2ycs0XR5cdDY+ye6DjeLgfX6fQ7UhuG/7si3pXh4sZ1r0AWcUdnuXW3Y+Ob4?=
 =?us-ascii?Q?I/MT1thuVyagWRDYB+58+d0o/0IZhWtrW/Szyh5gaZS7NI9EAGrWLrc4k9NV?=
 =?us-ascii?Q?rxqb2XOpONgqAzVYc3YVNM584Hv3DgsSrfGsDnddBdVgr1Sqq42dQ23OLXOP?=
 =?us-ascii?Q?ln98GfPYwTh2u1cQdlTkdONaJ7wommv+LQ8CLSPhX1h8/vpRJDJKmbHgHLKR?=
 =?us-ascii?Q?qYbZrpm7+aZNk2o/J21wRfgP9qZluPGtdWUv8LIx06otkNRw9dFOq1T5iRxL?=
 =?us-ascii?Q?Mo1wrvomc2B7w7tzW3BbG0yR2sYNwzA3MzFAcIiCledZ302frbnIGEjAWZR4?=
 =?us-ascii?Q?zA8kVoMe0ms/TZcXTNMqxgE/q0J5BHboKTtvPXdVo6dshIVVqLvrHZMT4O/0?=
 =?us-ascii?Q?/+SJkbRW8GWYR8bZSDma07Fq+i5ArikSQFlzxagqgf4k3VietL9TWiFU0jxQ?=
 =?us-ascii?Q?wnzZm5+AGDnD6508CSjxT9emQOA1APO9UCH9LNZZ+rurgpSQYn927nRMBpdP?=
 =?us-ascii?Q?hQ=3D=3D?=
X-OriginatorOrg: jaguarmicro.com
X-MS-Exchange-CrossTenant-Network-Message-Id: ae2b3a92-2365-4820-0caf-08dbfb06beaf
X-MS-Exchange-CrossTenant-AuthSource: PS2PR06MB3432.apcprd06.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Dec 2023 11:37:39.2420
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 1e45a5c2-d3e1-46b3-a0e6-c5ebf6d8ba7b
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: q9oYlI9Doz8Ov75tb9ZMQLHAPWHxv6HGTaZL3aWsFiAMAvMGasctP14hnq/qy6oUQ42OXd9+ddKngX7W8AcYjBPcpj8oWHJjMnTksVqCT+I=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SG2PR06MB5153
X-Spam-Status: No, score=0.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID,
	DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,
	SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLACK autolearn=no
	autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on morse.vger.email
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (morse.vger.email [0.0.0.0]); Tue, 12 Dec 2023 03:37:55 -0800 (PST)

From: "Xiaowu.ding" <xiaowu.ding@jaguarmicro.com>

Message Handling Unit version is v2.1.

When arm_mhuv2 working with the data protocol transfer mode.
We have split one mhu into two channels, and every channel
include four channel windows, the two channels share
one gic spi interrupt.

There is a problem with the sending scenario.

The first channel will take up 0-3 channel windows, and the second
channel take up 4-7 channel windows. When the first channel send the
data, and the receiver will clear all the four channels status.
Although we only enabled the interrupt on the last channel window with
register CH_INT_EN,the register CHCOMB_INT_ST0 will be 0xf, not be 0x8.
Currently we just clear the last channel windows int status with the
data proctol mode.So after that,the CHCOMB_INT_ST0 status will be 0x7,
not be the 0x0.

Then the second channel send the data, the receiver read the
data, clear all the four channel windows status, trigger the sender
interrupt. But currently the CHCOMB_INT_ST0 register will be 0xf7,
get_irq_chan_comb function will always return the first channel.

So this patch clear all channel windows int status to avoid this interrupt
confusion.

Signed-off-by: Xiaowu.ding <xiaowu.ding@jaguarmicro.com>
---
 drivers/mailbox/arm_mhuv2.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/drivers/mailbox/arm_mhuv2.c b/drivers/mailbox/arm_mhuv2.c
index c1ef5016f..15021c90c 100644
--- a/drivers/mailbox/arm_mhuv2.c
+++ b/drivers/mailbox/arm_mhuv2.c
@@ -553,7 +553,8 @@ static irqreturn_t mhuv2_sender_interrupt(int irq, void *data)
 	priv = chan->con_priv;
 
 	if (!IS_PROTOCOL_DOORBELL(priv)) {
-		writel_relaxed(1, &mhu->send->ch_wn[priv->ch_wn_idx + priv->windows - 1].int_clr);
+		for (i = 0; i < priv->windows; i++)
+			writel_relaxed(1, &mhu->send->ch_wn[priv->ch_wn_idx + i].int_clr);
 
 		if (chan->cl) {
 			mbox_chan_txdone(chan, 0);
-- 
2.34.1