Received: by 2002:a05:7412:8d10:b0:f3:1519:9f41 with SMTP id bj16csp4952504rdb; Tue, 12 Dec 2023 14:24:01 -0800 (PST) X-Google-Smtp-Source: AGHT+IEk8a4KULcxoj1GQwgehtF4K9BLLUQO+tgCz7S7sT1IQCI+XiQrLhANJT+AivKR9pQbIsdl X-Received: by 2002:a17:903:486:b0:1d3:4e4f:a182 with SMTP id jj6-20020a170903048600b001d34e4fa182mr39606plb.94.1702419841120; Tue, 12 Dec 2023 14:24:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1702419841; cv=none; d=google.com; s=arc-20160816; b=EouyF4zeK+GeDiTfDd/svIhwFcJmf3iQz31v2tQulCSkslats2APIydDAtO2R3dkQE dyN2hBkE+DmVgDeL1P4Z3XHuYIqL55iLIr6ynpaYrP2oIf3MUhw5JYC6KQ08ohDa8wqr 66p6gLJOm4z70TRzcVLNA9peKhil6uKpUdFPQhSMKF87C6chQSX/76Z36yxsxsQ7B6eQ F1FuZw4AaiciG4EblZdN4OOUqh8KhIJGXB1y4lAeGOpoQ45WfDwmYaIddVVt+zoetz1h Okf1fH8NO15W2RSuz9jsO98KFxRcWgspXouWRVSXrhxufd4w8YtJqa+2p9Y0IVV8hNTh VNcg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=uVXIeNdJ1zTEFPkz9z/LCy1DS6AQOkMN62q560fRIVI=; fh=rkulcCFbXO0OeGjjJVMs3wyZ/P+7wUBJzZjha+dq7w4=; b=Rt4e60Q78HyUPUw7LsRNaM6ytgWhcYleN36KAbNu3bhXf0I36Nb59lnkPHUQ+qwKgN RkFiXiV5xvqLwFNW03YVJbyZTI+swx02NdeK2qi107DjBmmJQ+ka20DaLY+bLYk2YmFm xHLHU14mAO4BQmwLvrjwIKtIzVmsnZvwpGPjrB2+9hkkBx9CYRYcc9aYeI6q8hlFY8gp JugulbpPU9RQLnKfPOuBZL7FeVoPEysmkz+FD++MVD08CsXSvJLKxZcBBIqWPTLJuOtX dL3m70Dq3h2myY3uMGS95JfqKNEETbuSlI0j/LQrOA8ohddL/HtjEKjwwlOoLXjObEPu YVfQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=c2q54uVa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from agentk.vger.email (agentk.vger.email. [23.128.96.32]) by mx.google.com with ESMTPS id y8-20020a17090322c800b001d33c67dc76si1423586plg.249.2023.12.12.14.24.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 Dec 2023 14:24:01 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) client-ip=23.128.96.32; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=c2q54uVa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by agentk.vger.email (Postfix) with ESMTP id DBB6E80ADEF4; Tue, 12 Dec 2023 14:23:55 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at agentk.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1377829AbjLLWXe (ORCPT + 99 others); Tue, 12 Dec 2023 17:23:34 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45902 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1377700AbjLLWXb (ORCPT ); Tue, 12 Dec 2023 17:23:31 -0500 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.10]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8A0E3B3; Tue, 12 Dec 2023 14:23:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1702419817; x=1733955817; h=from:to:cc:subject:date:message-id:in-reply-to: references; bh=W4YA1C9BueESa8/SGirgrSDyXjHGqZ5rFE/K4wRbmoQ=; b=c2q54uVasS/9EyT+b0OVaBzSu05xzC9t1FaTFmvNfepSLsv48cHdpiM3 g4MEphnlyQ61dqTZ9jn2SXeo+/r1iZX852SmMx8unUOyMw6S2gGB4RYed fcRNmerT5/ABz+xLfRmDaVD4MoU9bJjvrPLt5d4O0qvxi2RUhhCxSGvAt h/bEnh6phKgLcV+bFgYYy5jBU1wH54jmYDU5qbR/eylSOtfwqIBBSpmnM kB3xKKHAwdlEVNa6/5WuyBKtv/nqrIQmOAPnzdIvJVuHk3+FZd1j3idwx OXl8dP4MsJsc6Mq6HOCMWB8/tTCMI2/a6/71LtmGDRKMEbI/4siNsty28 w==; X-IronPort-AV: E=McAfee;i="6600,9927,10922"; a="2049314" X-IronPort-AV: E=Sophos;i="6.04,271,1695711600"; d="scan'208";a="2049314" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmvoesa104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Dec 2023 14:23:36 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10922"; a="802631188" X-IronPort-AV: E=Sophos;i="6.04,271,1695711600"; d="scan'208";a="802631188" Received: from ranerica-svr.sc.intel.com ([172.25.110.23]) by orsmga008.jf.intel.com with ESMTP; 12 Dec 2023 14:23:36 -0800 From: Ricardo Neri To: x86@kernel.org Cc: Andreas Herrmann , Catalin Marinas , Chen Yu , Len Brown , Radu Rendec , Pierre Gondois , Pu Wen , "Rafael J. Wysocki" , Sudeep Holla , Srinivas Pandruvada , Will Deacon , Zhang Rui , Huang Ying , "Ravi V. Shankar" , stable@vger.kernel.org, linux-kernel@vger.kernel.org, Ricardo Neri , linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 2/4] cacheinfo: Allocate memory for memory if not done from the primary CPU Date: Tue, 12 Dec 2023 14:25:17 -0800 Message-Id: <20231212222519.12834-3-ricardo.neri-calderon@linux.intel.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20231212222519.12834-1-ricardo.neri-calderon@linux.intel.com> References: <20231212222519.12834-1-ricardo.neri-calderon@linux.intel.com> X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Tue, 12 Dec 2023 14:23:56 -0800 (PST) Commit 5944ce092b97 ("arch_topology: Build cacheinfo from primary CPU") adds functionality that architectures can use to optionally allocate and build cacheinfo early during boot. Commit 6539cffa9495 ("cacheinfo: Add arch specific early level initializer") lets secondary CPUs correct (and reallocate memory) cacheinfo data if needed. If the early build functionality is not used and cacheinfo does not need correction, memory for cacheinfo is never allocated. x86 does not use the early build functionality. Consequently, during the cacheinfo CPU hotplug callback, last_level_cache_is_valid() attempts to dereference a NULL pointer: BUG: kernel NULL pointer dereference, address: 0000000000000100 #PF: supervisor read access in kernel mode #PF: error_code(0x0000) - not present page PGD 0 P4D 0 Oops: 0000 [#1] PREEPMT SMP NOPTI CPU: 0 PID 19 Comm: cpuhp/0 Not tainted 6.4.0-rc2 #1 RIP: 0010: last_level_cache_is_valid+0x95/0xe0a Allocate memory for cacheinfo during the cacheinfo CPU hotplug callback if not done earlier. Cc: Andreas Herrmann Cc: Catalin Marinas Cc: Chen Yu Cc: Huang Ying Cc: Len Brown Cc: Radu Rendec Cc: Pierre Gondois Cc: Pu Wen Cc: "Rafael J. Wysocki" Cc: Sudeep Holla Cc: Srinivas Pandruvada Cc: Will Deacon Cc: Zhang Rui Cc: linux-arm-kernel@lists.infradead.org Cc: stable@vger.kernel.org Reviewed-by: Radu Rendec Reviewed-by: Sudeep Holla Fixes: 6539cffa9495 ("cacheinfo: Add arch specific early level initializer") Signed-off-by: Ricardo Neri --- The motivation for commit 5944ce092b97 was to prevent a BUG splat in PREEMPT_RT kernels during memory allocation. This splat is not observed on x86 because the memory allocation for cacheinfo happens in detect_cache_attributes() from the cacheinfo CPU hotplug callback. The dereference of a NULL pointer is not observed today because cache_leaves(cpu) is zero until after init_cache_level() is called (also during the CPU hotplug callback). A subsequent changeset will set the number of cache leaves earlier and the NULL-pointer dereference will be observed. --- Changes since v3: * Added Reviewed-by tag from Radu and Sudeep. Thanks! Changes since v2: * Introduced this patch. Changes since v1: * N/A --- drivers/base/cacheinfo.c | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) diff --git a/drivers/base/cacheinfo.c b/drivers/base/cacheinfo.c index 967c5cf3fb1d..735ccead190e 100644 --- a/drivers/base/cacheinfo.c +++ b/drivers/base/cacheinfo.c @@ -557,7 +557,11 @@ static inline int init_level_allocate_ci(unsigned int cpu) */ ci_cacheinfo(cpu)->early_ci_levels = false; - if (cache_leaves(cpu) <= early_leaves) + /* + * Some architectures (e.g., x86) do not use early initialization. + * Allocate memory now in such case. + */ + if (cache_leaves(cpu) <= early_leaves && per_cpu_cacheinfo(cpu)) return 0; kfree(per_cpu_cacheinfo(cpu)); -- 2.25.1