Received: by 2002:a05:7412:8d10:b0:f3:1519:9f41 with SMTP id bj16csp6598711rdb; Fri, 15 Dec 2023 03:20:23 -0800 (PST) X-Google-Smtp-Source: AGHT+IEwHgYyB70ADoImf6ovEfaLrh85RLLqU7yIKjuwMbVyKCnWYP0ZphgnrYQoASdjn49XTd2G X-Received: by 2002:a05:6358:8824:b0:170:160f:4400 with SMTP id hv36-20020a056358882400b00170160f4400mr14148498rwb.17.1702639223084; Fri, 15 Dec 2023 03:20:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1702639223; cv=none; d=google.com; s=arc-20160816; b=LLp5OOX0kyFmPTROFTzmdN1tlfr/SXEANuCaFbeterlEXvZgrpMq1jJ5nhQMNLtT2y 1918WbcUyTu7o+dTl7OJbMklPxLvdL+BKNrhAzIU0RoshGr2PMo4VVGAmThEWlPvCHqW UJUgAiCFjw47dJkXoP3tTA0G4hzkCenvRvLDw4L2MqENRDWSZ5TLBjYy1zPoEN8nEU68 5Ygwjexy7MVFUEFhxXPQ+pcucz2FliryxV9TBtNQtCJ7TJEYDclrewwBG7fJr2o4EMMV 1HPw6M213R9XPY5bZsG4LkGtMKy2M9LfVbbPEGp4N6uI+6QnuZBpbYRU4u7bfAJ1hmj0 J2ZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id; bh=7ENRDlc7lAmP3KZaQiaMSktmfS/F1uz0dP6eisYWvWI=; fh=rYuhU5NKdY/3q2h/TDOb+O2kZADu3Am8H0qr0A9KrwM=; b=KET3qRwSfCx0ZcFsw4hUjONemoHOTfamGEQVaBembxJpUna3OK8aFuRvrmAv/LWjES 3J9S/ACh3PoHdudu3QaD4ufImzn6YKTFFPc/2hwcOzdnaQRDUAEW9Bws56wEuBR+7sDc aMiTHLwGGTA+zH/OEJIOfNZwE++44eTobfP8gHljKuMG5yRh2hicbMXLJtQg+6RMUqdJ 69M3tW1RGiMuKMCOCphoLZTPOgUAzLv6MpnPj60lf6e5hA0+AwH4K2vwXVVXKRwq0kUR cT1bA4b4jLJBEfHNzy7MhkXynrCk37sUF6vMV10y+mP78urS/xA7/rjFqQXvOKiVP0N2 PtEA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel+bounces-822-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-822-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id k129-20020a632487000000b005c627018c32si12742832pgk.431.2023.12.15.03.20.22 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 15 Dec 2023 03:20:23 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-822-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel+bounces-822-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-822-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id A4B39284AFB for ; Fri, 15 Dec 2023 11:19:42 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 1FBF724B22; Fri, 15 Dec 2023 11:19:35 +0000 (UTC) X-Original-To: linux-kernel@vger.kernel.org Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 8E40F1C2A9; Fri, 15 Dec 2023 11:19:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arm.com Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 1D56AC15; Fri, 15 Dec 2023 03:20:17 -0800 (PST) Received: from [192.168.1.3] (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 7BBA53F738; Fri, 15 Dec 2023 03:19:29 -0800 (PST) Message-ID: <09447d69-e0ce-13e9-95ea-0db475b8bb6e@arm.com> Date: Fri, 15 Dec 2023 11:19:24 +0000 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.15.1 Subject: Re: [PATCH v3 1/8] dt-bindings: arm: Add support for CMB element size Content-Language: en-US To: Tao Zhang , Rob Herring , Krzysztof Kozlowski Cc: Jinlong Mao , Greg Kroah-Hartman , coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Tingwei Zhang , Yuanfang Zhang , Trilok Soni , Song Chai , linux-arm-msm@vger.kernel.org, andersson@kernel.org, Mathieu Poirier , Suzuki K Poulose , Alexander Shishkin , Konrad Dybcio , Mike Leach References: <1700533494-19276-1-git-send-email-quic_taozha@quicinc.com> <1700533494-19276-2-git-send-email-quic_taozha@quicinc.com> From: James Clark In-Reply-To: <1700533494-19276-2-git-send-email-quic_taozha@quicinc.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit On 21/11/2023 02:24, Tao Zhang wrote: > Add property "qcom,cmb-elem-size" to support CMB(Continuous > Multi-Bit) element for TPDM. The associated aggregator will read > this size before it is enabled. CMB element size currently only > supports 32-bit and 64-bit. > > Signed-off-by: Tao Zhang > Signed-off-by: Mao Jinlong > --- > .../bindings/arm/qcom,coresight-tpdm.yaml | 28 +++++++++++++++++++ > 1 file changed, 28 insertions(+) > > diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml > index 61ddc3b5b247..0d9fe01a8b15 100644 > --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml > +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml > @@ -52,6 +52,15 @@ properties: > $ref: /schemas/types.yaml#/definitions/uint8 > enum: [32, 64] > > + qcom,cmb-element-size: > + description: > + Specifies the CMB(Continuous Multi-Bit) element size supported by > + the monitor. The associated aggregator will read this size before it > + is enabled. CMB element size currently only supports 8-bit, 32-bit > + and 64-bit. > + $ref: /schemas/types.yaml#/definitions/uint8 > + enum: [8, 32, 64] > + > qcom,dsb-msrs-num: > description: > Specifies the number of DSB(Discrete Single Bit) MSR(mux select register) > @@ -110,4 +119,23 @@ examples: > }; > }; > > + tpdm@6c29000 { > + compatible = "qcom,coresight-tpdm", "arm,primecell"; > + reg = <0x06c29000 0x1000>; > + reg-names = "tpdm-base"; I think this one gives this error: $ make dt_binding_check DT_SCHEMA_FILES=arm/qcom,coresight DTC_CHK Documentation/devicetree/bindings/arm/qcom,coresight- tpdm.example.dtb qcom,coresight-tpdm.example.dtb: tpdm@6c29000: 'reg-names' does not match any of the regexes: 'pinctrl-[0-9]+' from schema $id: http://devicetree.org/schemas /arm/qcom,coresight-tpdm.yaml# > + > + qcom,cmb-element-size = /bits/ 8 <64>; > + > + clocks = <&aoss_qmp>; > + clock-names = "apb_pclk"; > + > + out-ports { > + port { > + tpdm_ipcc_out_funnel_center: endpoint { > + remote-endpoint = > + <&funnel_center_in_tpdm_ipcc>; > + }; > + }; > + }; > + }; > ...