Received: by 2002:a05:7412:a9a8:b0:f9:3269:b82c with SMTP id o40csp204rdh; Mon, 18 Dec 2023 01:22:18 -0800 (PST) X-Google-Smtp-Source: AGHT+IEumC3jNbTCduaUo++HGBXqaQAwrINUFvl7cgwDuxBo0eiI9DvntG4rcli0UfDUBEd2FVlD X-Received: by 2002:a50:ee97:0:b0:553:45b6:5c10 with SMTP id f23-20020a50ee97000000b0055345b65c10mr1090180edr.45.1702891338587; Mon, 18 Dec 2023 01:22:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1702891338; cv=none; d=google.com; s=arc-20160816; b=TjKIDeNLwaPLfEE+1exJCGHp7ipg1t+FJA08qM3x52Vj/whF4upONnIxrqWJRt/mo8 j8EUFThMx7g7SofbEZFXMxBdD8dsQQ8X2Ad2Yhq/hMI7bOC5XzGp4yM1uj89czQM3gCr XxwYHUfoYf0sY/8J41fnYQ+7ltTZrzoyz4usECvitMc0tsVUvINrcgwmaGspAFd4kHPI ZloAImiy+Z3EUr18l4oSp4ik5UPNAnaCKi+WZ0F3XjNO3LDz2KiBAMUnXHUuRN6VuZsA T1DcjN9FJv636+v8ecDzFRt9iA/Vy469YJ8xo8lDOHP5rmdk8IItVaD5EOHqoTLmGvHV J4Og== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id:dkim-signature; bh=eqNU+wI7c51LjdCSDXdyX5iD4gjSXnctMsoSiFsfA7c=; fh=oOR2Zww7GMGyz81VWG+FPDcnTeLJE9/PIGWNgWvvbFM=; b=hpuvZkDzB8HtivjTEfbn5cfBu7HEWzvtDENBfZ92wj7fPf0kNhJOdQkKBBoWfYRgZ4 Aio/0ffrrtI1E+OxLYtsq4Ui/gHaIG+RDxp/zW6vOUf5cnEBe54FO4WbScm0lazdPrTE PDqcekfj26THhumijvauJx6rB87/SYxB8BZDlwwHzXQRo7yiXbYTtixQNjXtB0RJIk0T a1Z9RFtPotKsKo+9LIw5ejLvlOSJfKxMaocWBfJMYaQMEeuGBpDC4tJ9eicSwOvCDe9a BJISp1oFvR+v5jPxZn/rhe469WFJ6gXQD1kyoG5aEGhG2Bj3N1AvLj0xIf6sdzAgDZdA yAvQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=LO0gjkCJ; spf=pass (google.com: domain of linux-kernel+bounces-3240-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-3240-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id f8-20020a0564021e8800b0054d16bc8e7asi9675666edf.499.2023.12.18.01.22.11 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Dec 2023 01:22:18 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-3240-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=LO0gjkCJ; spf=pass (google.com: domain of linux-kernel+bounces-3240-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-3240-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 24F8E1F231E1 for ; Mon, 18 Dec 2023 09:22:11 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id B9842125B3; Mon, 18 Dec 2023 09:21:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="LO0gjkCJ" X-Original-To: linux-kernel@vger.kernel.org Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9D96611C82; Mon, 18 Dec 2023 09:21:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 3BI8F7SS009591; Mon, 18 Dec 2023 09:21:42 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s= qcppdkim1; bh=eqNU+wI7c51LjdCSDXdyX5iD4gjSXnctMsoSiFsfA7c=; b=LO 0gjkCJW2bJjuIo4HT7Gavs7h/cFHbfjlzWTJRxYaWnkJUd2VgGqhFcNmS6Qqr612 kNzvujKQQhW9wodMjmMVZnQJtdJ3SMge+lbC+y+DqNue1tYq21mGnkSCc/bu8aoH eiA+KUhMWBAbwb3fQzNagLti5b8cqtUTi2BK+7naNZfpOXchPeFsAffxzoEte+Xx nMf6qlxyPjtwnCzq5d8/lxi0OVg1kbd2ep8GKUh96i1zFoXMf7AJlx6spKFqf9Oz GJEd7W0sHv9mTi4jnxigV738XeBP4Cp2QRd/hzY+zXr90KtptmXrjHZGvCAphkl4 ylYCSOHgagKOL5j6GgXg== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3v152qbur0-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 18 Dec 2023 09:21:41 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3BI9Le5p011492 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 18 Dec 2023 09:21:40 GMT Received: from [10.239.133.211] (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Mon, 18 Dec 2023 01:21:35 -0800 Message-ID: <7d906e89-827f-49c7-96a2-004919218a26@quicinc.com> Date: Mon, 18 Dec 2023 17:21:33 +0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 1/8] dt-bindings: arm: Add support for CMB element size To: James Clark , Rob Herring , Krzysztof Kozlowski CC: Jinlong Mao , Greg Kroah-Hartman , , , , , Tingwei Zhang , Yuanfang Zhang , Trilok Soni , Song Chai , , , Mathieu Poirier , Suzuki K Poulose , Alexander Shishkin , Konrad Dybcio , Mike Leach References: <1700533494-19276-1-git-send-email-quic_taozha@quicinc.com> <1700533494-19276-2-git-send-email-quic_taozha@quicinc.com> <09447d69-e0ce-13e9-95ea-0db475b8bb6e@arm.com> Content-Language: en-US From: Tao Zhang In-Reply-To: <09447d69-e0ce-13e9-95ea-0db475b8bb6e@arm.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: RLdUNNWjX9wsKBgMsoNfq-2rfbODkJls X-Proofpoint-GUID: RLdUNNWjX9wsKBgMsoNfq-2rfbODkJls X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-12-09_01,2023-12-07_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 phishscore=0 suspectscore=0 mlxscore=0 lowpriorityscore=0 bulkscore=0 adultscore=0 clxscore=1011 malwarescore=0 mlxlogscore=814 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2311290000 definitions=main-2312180066 On 12/15/2023 7:19 PM, James Clark wrote: > > On 21/11/2023 02:24, Tao Zhang wrote: >> Add property "qcom,cmb-elem-size" to support CMB(Continuous >> Multi-Bit) element for TPDM. The associated aggregator will read >> this size before it is enabled. CMB element size currently only >> supports 32-bit and 64-bit. >> >> Signed-off-by: Tao Zhang >> Signed-off-by: Mao Jinlong >> --- >> .../bindings/arm/qcom,coresight-tpdm.yaml | 28 +++++++++++++++++++ >> 1 file changed, 28 insertions(+) >> >> diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml >> index 61ddc3b5b247..0d9fe01a8b15 100644 >> --- a/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml >> +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml >> @@ -52,6 +52,15 @@ properties: >> $ref: /schemas/types.yaml#/definitions/uint8 >> enum: [32, 64] >> >> + qcom,cmb-element-size: >> + description: >> + Specifies the CMB(Continuous Multi-Bit) element size supported by >> + the monitor. The associated aggregator will read this size before it >> + is enabled. CMB element size currently only supports 8-bit, 32-bit >> + and 64-bit. >> + $ref: /schemas/types.yaml#/definitions/uint8 >> + enum: [8, 32, 64] >> + >> qcom,dsb-msrs-num: >> description: >> Specifies the number of DSB(Discrete Single Bit) MSR(mux select register) >> @@ -110,4 +119,23 @@ examples: >> }; >> }; >> >> + tpdm@6c29000 { >> + compatible = "qcom,coresight-tpdm", "arm,primecell"; >> + reg = <0x06c29000 0x1000>; >> + reg-names = "tpdm-base"; > I think this one gives this error: > > $ make dt_binding_check DT_SCHEMA_FILES=arm/qcom,coresight > > DTC_CHK Documentation/devicetree/bindings/arm/qcom,coresight- > tpdm.example.dtb > qcom,coresight-tpdm.example.dtb: tpdm@6c29000: 'reg-names' does not > match any of the regexes: 'pinctrl-[0-9]+' > from schema $id: http://devicetree.org/schemas > /arm/qcom,coresight-tpdm.yaml# I will fix this in the next patch series. Best, Tao >> + >> + qcom,cmb-element-size = /bits/ 8 <64>; >> + >> + clocks = <&aoss_qmp>; >> + clock-names = "apb_pclk"; >> + >> + out-ports { >> + port { >> + tpdm_ipcc_out_funnel_center: endpoint { >> + remote-endpoint = >> + <&funnel_center_in_tpdm_ipcc>; >> + }; >> + }; >> + }; >> + }; >> ...