Received: by 2002:a05:7412:d008:b0:f9:6acb:47ec with SMTP id bd8csp283471rdb; Tue, 19 Dec 2023 17:23:58 -0800 (PST) X-Google-Smtp-Source: AGHT+IFmQh52pg7RTBZsM4TThIfnJQYoADDG8+L68c1WOztwPmRi52amygNGMUuKjsfOoxRYTq15 X-Received: by 2002:a9d:7d89:0:b0:6d9:dcf0:ba29 with SMTP id j9-20020a9d7d89000000b006d9dcf0ba29mr16048861otn.76.1703035437748; Tue, 19 Dec 2023 17:23:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703035437; cv=none; d=google.com; s=arc-20160816; b=XnSF1kRM7xJW8L+HJJRE9ghhi+XIpcoXINZFNU61UQgxZ4la9Al8FKR6Kv78ksPVRH SxpUDRI3PWYUdh20yfRV6+wyYqH/D3KndCyGbkrf2MCjXdo4y+FnZ4HzSatR+3Lq8IrV 3jygYi5MrRfye0Vvw2BAl8yH5B3PuyubdPaG/G5ReTg4oqmfbTDRu0wJ3do+FLtqQbeu B0vHoNKapuo22qExYWQVtm0GvZCcwkxzvKb1wBMunN6ZS8XLHOUwsoPkx8J90XzGdsUH BMdFrg0upcNQpiPwGnSMLpRpKATOnGtSbZD+Pk5efIu00BmmzMkeuvffljwOZWxFVClh GAzg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to:subject :user-agent:mime-version:list-unsubscribe:list-subscribe:list-id :precedence:date:message-id:dkim-signature; bh=FXs6Cp96+pU6KkyJ1HoaENV085C9R657xdQToej2jiI=; fh=Oph3qT4p6fsQ6fjL3vgQOFwFvPlizVZhGNrE1mkxUMU=; b=srtRsf6XWoau9LQFOYENvd/NajPBXuJNCG53Q+a1UKOmVHyWMSKnXeZPr6EpToM2Pd u5k1ngwTXbNUH5nRKggazIZe3P351sBgjH56SWGdOMY9VT7Svwqd91gmO/2wd4eJ7D6d 3jSY3/IEt52qxDIjs4z1tjfVSKcMb7dQ9BLB8lfDQvx45nL+jPHyHCIL4P6FOnMQYKZt P3JLwlZbjyIcA2UUftXFapuHTQ3LVUXWmXhy6vGRT9W7uKVYeso3pyNipdV6M0/3JW6a yMteQaT3BdT6w46oA5AryUFvFHtqQcIW8YpSQwUUzmqX6uLqI5lZQjyXxETNV30lydiK D0bA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=Be4GSOtT; spf=pass (google.com: domain of linux-kernel+bounces-6231-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6231-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id k135-20020a62848d000000b006d3dd743bccsi6538525pfd.246.2023.12.19.17.23.57 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 Dec 2023 17:23:57 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-6231-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=Be4GSOtT; spf=pass (google.com: domain of linux-kernel+bounces-6231-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6231-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 5BF7B287AD7 for ; Wed, 20 Dec 2023 01:23:57 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 097B15688; Wed, 20 Dec 2023 01:23:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Be4GSOtT" X-Original-To: linux-kernel@vger.kernel.org Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7D1F96128; Wed, 20 Dec 2023 01:23:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 3BJNjfj5006140; Wed, 20 Dec 2023 01:23:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s= qcppdkim1; bh=FXs6Cp96+pU6KkyJ1HoaENV085C9R657xdQToej2jiI=; b=Be 4GSOtT76DikysnRAl8Ad6K/zeDuchkpPccVuA/TgRjfqdx1Zunt9nsrzjQAjYCW/ akjWLBdgwlKpBi0Zhbw1ySdEatjrcXFKvGyPMSWzsPkAXjN0fyAI4HMOfh8SHDer JffhQZ5NTE7KXLvkG34UpYvXQuVlc09KamLI8Vw0kd2++BwcX577jXIIH3zdGL1Z xqyGwrBzfKBdgsoL0isu5LL69T+oZe5gTriGqrzQrMyHa7S7RCD71EfHlI+GS+I/ J1+/VAfkH6QRIeqE/Y4TGhVkiAFbJDxEtJJN4aas2JNYye9RphpJ9+h84ixnTQjW SCeq27EkHis2m8kOWRhA== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3v34dyar4v-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 20 Dec 2023 01:23:43 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3BK1NgsQ024343 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 20 Dec 2023 01:23:42 GMT Received: from [10.239.132.204] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Tue, 19 Dec 2023 17:23:39 -0800 Message-ID: Date: Wed, 20 Dec 2023 09:23:36 +0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 5/6] arm64: dts: qcom: add base AIM300 dtsi To: Dmitry Baryshkov CC: , , , , , , , , Fenglin Wu References: <20231219005007.11644-1-quic_tengfan@quicinc.com> <20231219005007.11644-6-quic_tengfan@quicinc.com> From: Tengfei Fan In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: k4UbqdZncyyD3StPvmgs9Ro_2d1GCNkj X-Proofpoint-GUID: k4UbqdZncyyD3StPvmgs9Ro_2d1GCNkj X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-12-09_01,2023-12-07_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 impostorscore=0 lowpriorityscore=0 phishscore=0 malwarescore=0 suspectscore=0 clxscore=1011 bulkscore=0 spamscore=0 adultscore=0 mlxlogscore=999 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2311290000 definitions=main-2312200007 On 12/19/2023 6:25 PM, Dmitry Baryshkov wrote: > On Tue, 19 Dec 2023 at 02:52, Tengfei Fan wrote: >> >> AIM300 is a module with QCS8550 SoC, UFS and PMIC chip. >> AIM300 Series is a highly optimized family of modules designed to support >> AIoT applications. The Module is mounted onto Qualcomm AIoT carrier board >> to support verification, evaluation and development. >> >> Co-developed-by: Fenglin Wu >> Signed-off-by: Fenglin Wu >> Signed-off-by: Tengfei Fan >> --- >> arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi | 371 +++++++++++++++++++ >> 1 file changed, 371 insertions(+) >> create mode 100644 arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi >> >> diff --git a/arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi b/arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi >> new file mode 100644 >> index 000000000000..04ca4597f952 >> --- /dev/null >> +++ b/arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi >> @@ -0,0 +1,371 @@ >> +// SPDX-License-Identifier: BSD-3-Clause >> +/* >> + * Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved. >> + */ >> + >> +#include >> +#include "qcs8550.dtsi" >> +#include "pm8010.dtsi" >> +#include "pm8550.dtsi" >> +#include "pm8550b.dtsi" >> +#define PMK8550VE_SID 5 >> +#include "pm8550ve.dtsi" >> +#include "pm8550vs.dtsi" >> +#include "pmk8550.dtsi" >> +#include "pmr735d_a.dtsi" >> +#include "pmr735d_b.dtsi" >> + >> +/ { >> + vph_pwr: vph-pwr-regulator { >> + compatible = "regulator-fixed"; >> + regulator-name = "vph_pwr"; >> + regulator-min-microvolt = <3700000>; >> + regulator-max-microvolt = <3700000>; >> + >> + regulator-always-on; >> + regulator-boot-on; >> + }; >> +}; > > Is VPH_PWR regulator present on the SoM or on the carrier board?VPH_PWR regulator present on the SoM. > >> + >> +&apps_rsc { >> + regulators-0 { >> + compatible = "qcom,pm8550-rpmh-regulators"; >> + qcom,pmic-id = "b"; >> + >> + vdd-bob1-supply = <&vph_pwr>; >> + vdd-bob2-supply = <&vph_pwr>; >> + vdd-l1-l4-l10-supply = <&vreg_s6g_1p86>; >> + vdd-l2-l13-l14-supply = <&vreg_bob1>; >> + vdd-l3-supply = <&vreg_s4g_1p25>; >> + vdd-l5-l16-supply = <&vreg_bob1>; >> + vdd-l6-l7-supply = <&vreg_bob1>; >> + vdd-l8-l9-supply = <&vreg_bob1>; >> + vdd-l11-supply = <&vreg_s4g_1p25>; >> + vdd-l12-supply = <&vreg_s6g_1p86>; >> + vdd-l15-supply = <&vreg_s6g_1p86>; >> + vdd-l17-supply = <&vreg_bob2>; >> + >> + vreg_bob1: bob1 { >> + regulator-name = "vreg_bob1"; >> + regulator-min-microvolt = <3296000>; >> + regulator-max-microvolt = <3960000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_bob2: bob2 { >> + regulator-name = "vreg_bob2"; >> + regulator-min-microvolt = <2720000>; >> + regulator-max-microvolt = <3960000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l1b_1p8: ldo1 { >> + regulator-name = "vreg_l1b_1p8"; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <1800000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l2b_3p0: ldo2 { >> + regulator-name = "vreg_l2b_3p0"; >> + regulator-min-microvolt = <3008000>; >> + regulator-max-microvolt = <3008000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l5b_3p1: ldo5 { >> + regulator-name = "vreg_l5b_3p1"; >> + regulator-min-microvolt = <3104000>; >> + regulator-max-microvolt = <3104000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l6b_1p8: ldo6 { >> + regulator-name = "vreg_l6b_1p8"; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <3008000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l7b_1p8: ldo7 { >> + regulator-name = "vreg_l7b_1p8"; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <3008000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l8b_1p8: ldo8 { >> + regulator-name = "vreg_l8b_1p8"; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <3008000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l9b_2p9: ldo9 { >> + regulator-name = "vreg_l9b_2p9"; >> + regulator-min-microvolt = <2960000>; >> + regulator-max-microvolt = <3008000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l11b_1p2: ldo11 { >> + regulator-name = "vreg_l11b_1p2"; >> + regulator-min-microvolt = <1200000>; >> + regulator-max-microvolt = <1504000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l12b_1p8: ldo12 { >> + regulator-name = "vreg_l12b_1p8"; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <1800000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l13b_3p0: ldo13 { >> + regulator-name = "vreg_l13b_3p0"; >> + regulator-min-microvolt = <3000000>; >> + regulator-max-microvolt = <3000000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l14b_3p2: ldo14 { >> + regulator-name = "vreg_l14b_3p2"; >> + regulator-min-microvolt = <3200000>; >> + regulator-max-microvolt = <3200000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l15b_1p8: ldo15 { >> + regulator-name = "vreg_l15b_1p8"; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <1800000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l16b_2p8: ldo16 { >> + regulator-name = "vreg_l16b_2p8"; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <3300000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l17b_2p5: ldo17 { >> + regulator-name = "vreg_l17b_2p5"; >> + regulator-min-microvolt = <2504000>; >> + regulator-max-microvolt = <2504000>; >> + regulator-initial-mode = ; >> + }; >> + }; >> + >> + regulators-1 { >> + compatible = "qcom,pm8550vs-rpmh-regulators"; >> + qcom,pmic-id = "c"; >> + >> + vdd-l1-supply = <&vreg_s4g_1p25>; >> + vdd-l2-supply = <&vreg_s4e_0p95>; >> + vdd-l3-supply = <&vreg_s4e_0p95>; >> + >> + vreg_l3c_0p9: ldo3 { >> + regulator-name = "vreg_l3c_0p9"; >> + regulator-min-microvolt = <880000>; >> + regulator-max-microvolt = <912000>; >> + regulator-initial-mode = ; >> + }; >> + }; >> + >> + regulators-2 { >> + compatible = "qcom,pm8550vs-rpmh-regulators"; >> + qcom,pmic-id = "d"; >> + >> + vdd-l1-supply = <&vreg_s4e_0p95>; >> + vdd-l2-supply = <&vreg_s4e_0p95>; >> + vdd-l3-supply = <&vreg_s4e_0p95>; >> + >> + vreg_l1d_0p88: ldo1 { >> + regulator-name = "vreg_l1d_0p88"; >> + regulator-min-microvolt = <880000>; >> + regulator-max-microvolt = <920000>; >> + regulator-initial-mode = ; >> + }; >> + }; >> + >> + regulators-3 { >> + compatible = "qcom,pm8550vs-rpmh-regulators"; >> + qcom,pmic-id = "e"; >> + >> + vdd-l1-supply = <&vreg_s4e_0p95>; >> + vdd-l2-supply = <&vreg_s4e_0p95>; >> + vdd-l3-supply = <&vreg_s4g_1p25>; >> + vdd-s4-supply = <&vph_pwr>; >> + vdd-s5-supply = <&vph_pwr>; >> + >> + vreg_s4e_0p95: smps4 { >> + regulator-name = "vreg_s4e_0p95"; >> + regulator-min-microvolt = <904000>; >> + regulator-max-microvolt = <984000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_s5e_1p08: smps5 { >> + regulator-name = "vreg_s5e_1p08"; >> + regulator-min-microvolt = <1010000>; >> + regulator-max-microvolt = <1120000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l1e_0p88: ldo1 { >> + regulator-name = "vreg_l1e_0p88"; >> + regulator-min-microvolt = <880000>; >> + regulator-max-microvolt = <912000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l2e_0p9: ldo2 { >> + regulator-name = "vreg_l2e_0p9"; >> + regulator-min-microvolt = <870000>; >> + regulator-max-microvolt = <970000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l3e_1p2: ldo3 { >> + regulator-name = "vreg_l3e_1p2"; >> + regulator-min-microvolt = <1200000>; >> + regulator-max-microvolt = <1200000>; >> + regulator-initial-mode = ; >> + }; >> + }; >> + >> + regulators-4 { >> + compatible = "qcom,pm8550ve-rpmh-regulators"; >> + qcom,pmic-id = "f"; >> + >> + vdd-l1-supply = <&vreg_s4e_0p95>; >> + vdd-l2-supply = <&vreg_s4e_0p95>; >> + vdd-l3-supply = <&vreg_s4e_0p95>; >> + vdd-s4-supply = <&vph_pwr>; >> + >> + vreg_s4f_0p5: smps4 { >> + regulator-name = "vreg_s4f_0p5"; >> + regulator-min-microvolt = <500000>; >> + regulator-max-microvolt = <600000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l1f_0p9: ldo1 { >> + regulator-name = "vreg_l1f_0p9"; >> + regulator-min-microvolt = <880000>; >> + regulator-max-microvolt = <912000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l2f_0p88: ldo2 { >> + regulator-name = "vreg_l2f_0p88"; >> + regulator-min-microvolt = <880000>; >> + regulator-max-microvolt = <912000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l3f_0p88: ldo3 { >> + regulator-name = "vreg_l3f_0p88"; >> + regulator-min-microvolt = <880000>; >> + regulator-max-microvolt = <912000>; >> + regulator-initial-mode = ; >> + }; >> + }; >> + >> + regulators-5 { >> + compatible = "qcom,pm8550vs-rpmh-regulators"; >> + qcom,pmic-id = "g"; >> + vdd-l1-supply = <&vreg_s4g_1p25>; >> + vdd-l2-supply = <&vreg_s4g_1p25>; >> + vdd-l3-supply = <&vreg_s4g_1p25>; >> + vdd-s1-supply = <&vph_pwr>; >> + vdd-s2-supply = <&vph_pwr>; >> + vdd-s3-supply = <&vph_pwr>; >> + vdd-s4-supply = <&vph_pwr>; >> + vdd-s5-supply = <&vph_pwr>; >> + vdd-s6-supply = <&vph_pwr>; >> + >> + vreg_s1g_1p25: smps1 { >> + regulator-name = "vreg_s1g_1p25"; >> + regulator-min-microvolt = <1200000>; >> + regulator-max-microvolt = <1300000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_s2g_0p85: smps2 { >> + regulator-name = "vreg_s2g_0p85"; >> + regulator-min-microvolt = <800000>; >> + regulator-max-microvolt = <1000000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_s3g_0p8: smps3 { >> + regulator-name = "vreg_s3g_0p8"; >> + regulator-min-microvolt = <300000>; >> + regulator-max-microvolt = <1004000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_s4g_1p25: smps4 { >> + regulator-name = "vreg_s4g_1p25"; >> + regulator-min-microvolt = <1200000>; >> + regulator-max-microvolt = <1300000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_s5g_0p85: smps5 { >> + regulator-name = "vreg_s5g_0p85"; >> + regulator-min-microvolt = <500000>; >> + regulator-max-microvolt = <1004000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_s6g_1p86: smps6 { >> + regulator-name = "vreg_s6g_1p86"; >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <2000000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l1g_1p2: ldo1 { >> + regulator-name = "vreg_l1g_1p2"; >> + regulator-min-microvolt = <1200000>; >> + regulator-max-microvolt = <1200000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l2g_1p2: ldo2 { >> + regulator-name = "vreg_l2g_1p2"; >> + regulator-min-microvolt = <1100000>; >> + regulator-max-microvolt = <1200000>; >> + regulator-initial-mode = ; >> + }; >> + >> + vreg_l3g_1p2: ldo3 { >> + regulator-name = "vreg_l3g_1p2"; >> + regulator-min-microvolt = <1200000>; >> + regulator-max-microvolt = <1200000>; >> + regulator-initial-mode = ; >> + }; >> + }; >> +}; >> + >> +&ufs_mem_hc { >> + reset-gpios = <&tlmm 210 GPIO_ACTIVE_LOW>; >> + vcc-supply = <&vreg_l17b_2p5>; >> + vcc-max-microamp = <1300000>; >> + vccq-supply = <&vreg_l1g_1p2>; >> + vccq-max-microamp = <1200000>; >> + vdd-hba-supply = <&vreg_l3g_1p2>; >> + >> + status = "okay"; >> +}; >> + >> +&ufs_mem_phy { >> + vdda-phy-supply = <&vreg_l1d_0p88>; >> + vdda-pll-supply = <&vreg_l3e_1p2>; >> + >> + status = "okay"; >> +}; >> -- >> 2.17.1 >> >> > > -- Thx and BRs, Tengfei Fan