Received: by 2002:a05:7412:d008:b0:f9:6acb:47ec with SMTP id bd8csp386821rdb; Tue, 19 Dec 2023 23:00:44 -0800 (PST) X-Google-Smtp-Source: AGHT+IGAoeP2v4oDyi4nxo6m2/ZNFckYtYULGZmaF2he9lW5Oz5hvhBkyrRqUR6ki4RLSQwDS5la X-Received: by 2002:a05:620a:8019:b0:77f:551:e339 with SMTP id ee25-20020a05620a801900b0077f0551e339mr21769692qkb.64.1703055644030; Tue, 19 Dec 2023 23:00:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703055644; cv=none; d=google.com; s=arc-20160816; b=0yUxYeImrXwJ2AxgNwtxBWFsgDWswq9RnRpnc6ev1JuF0SXgf2JE9TwHAYAL1AMyKG RMRjJLlVXaGf+77RrxX+qFgrMyyHpqt7AIRi42Nz2z/5DKwCiNx9Dtlr50Jq6xWH2ioF gN+IE0tnvFlaVTdLCZ7a8G8Rro8FYPj19EwFjo6PnQ61d4PbG/8gFM07qGPg6dpEkB6k KSTPiWrDl+qEgeXUIm/W4s0Umimacz3JNdepnOuRyL4bHk51ITQPCLCu7d93Io+JHIoj V2cmnSw3xjHhtd5rcm11hYlA9tr0QiyLh/+JkwViZ0A6pI4j7NMfyll2IgVQU6QJY79C ZprQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :dkim-signature; bh=Jot0KIikdO0Bf+JPAu6uI9c2+8DGsSV8lbWn+SfAVoA=; fh=8mFJrH4Y3lKs0mspIYcusJv0SBY9keWySjAvn9nccSM=; b=nofLKTniKFc+299IZZVmDorHMQaWt+ETubfXSH8pc3LjzV/MagGyugpr3c25nfRZAY FkSncTh24QEAyH5gnNN9tLb4YBMODckUm/p2cuT74eGd6S500FhoDEHYznA+31tG9wN9 GbZSuCaY35PiaFf3s//ZwV4VVKQRLGepsRr5BAW2EA5neInMqmZdIeoH+fosANXGbgig Q4dJpidYPmdtMESgfpoK/Ses+AHO7cbTT05BdEOJKyUbmPcI8CoKVCYyVDMFWP3Y313f IxoR8SJNEZoLc43wX4Md5fKHfZTimz/DrY6D7urVAWKbkNimhCXDX5LaNFNtM5/CuVNf RM/A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=cyV88dLE; spf=pass (google.com: domain of linux-kernel+bounces-6445-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6445-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id sq6-20020a05620a4ac600b0077d72f44c61si26470242qkn.754.2023.12.19.23.00.43 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 Dec 2023 23:00:44 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-6445-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=cyV88dLE; spf=pass (google.com: domain of linux-kernel+bounces-6445-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6445-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id A571F1C21558 for ; Wed, 20 Dec 2023 07:00:43 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id C1C271428B; Wed, 20 Dec 2023 07:00:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="cyV88dLE" X-Original-To: linux-kernel@vger.kernel.org Received: from mail-yw1-f181.google.com (mail-yw1-f181.google.com [209.85.128.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1AE0013AC4 for ; Wed, 20 Dec 2023 07:00:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Received: by mail-yw1-f181.google.com with SMTP id 00721157ae682-5e7467eb93aso18049487b3.1 for ; Tue, 19 Dec 2023 23:00:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1703055624; x=1703660424; darn=vger.kernel.org; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=Jot0KIikdO0Bf+JPAu6uI9c2+8DGsSV8lbWn+SfAVoA=; b=cyV88dLEQGkarF05kC8LwR+dCUMpJIWzm48Hwt1N8CB7zsDRk+rNKUfmSsBgD0ftWY egPhMgbyCCEsxWqBZu3Vu+MW3jowvN5DXcSWNWUFp4uKmCUh5zrYys15obBeTdSL1rI6 z9BXovDWlUba37/7YvI5VnO5+Pk2D1Fw76oidPF9OWy3CM/bCVnojchDbLuymzQyKTqG zoPi4Nlpseq0URCNQpyeDI4auwM9cQiq8GB9R4BL67W/bZjmrHK7xWNp07c83xH1ftn+ bkqA1eTPwHVrxcpYXzcNjrc3q9O6/BnclcwmXX24VGqNepBjTDr+IC7P0ohbq71NwJKl hTWQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1703055624; x=1703660424; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Jot0KIikdO0Bf+JPAu6uI9c2+8DGsSV8lbWn+SfAVoA=; b=Zm75iSXqYuK+2Rk/CjAWShmV95c5eTO3cUpNyMamrErwKjgePkHatMr54zFrTsj0zC GVrXHl0dXhzDn26qaErzElmi/n409i7JXwh42C1e2Vzdu8pGmsWYCh+bT4NAbpUxvBVj 056YRz1YqsvIi51qGoAcz5cslzV0uDyATvfmGulTQZ9rnrAqRQPaUgL0wRKmxPmrIliA f9/fN2cFbkaPyMs2ziretevPwtrI9LNaNr+f5gSTDCV+6mfA/aRvM1EkCgsobyK6uyw9 3nASwOmJ27+jUmX4QyO3TWj6j9urfn8REha7VWKieHzYRPMZKuBs3PORWKvbhndAKDUR 47UA== X-Gm-Message-State: AOJu0YyA8xzR3XvQ3V0eGLfbbA+OAzlqJ+aL8eHVlarHvL7+J6apVe7z YnFNZZmp6tQeM0omzAQfoAYbmi0NZ5Vb9MFYI93qHg== X-Received: by 2002:a0d:dac4:0:b0:5d9:ace2:e496 with SMTP id c187-20020a0ddac4000000b005d9ace2e496mr9140391ywe.90.1703055623952; Tue, 19 Dec 2023 23:00:23 -0800 (PST) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 References: <20231219005007.11644-1-quic_tengfan@quicinc.com> <20231219005007.11644-6-quic_tengfan@quicinc.com> In-Reply-To: From: Dmitry Baryshkov Date: Wed, 20 Dec 2023 09:00:12 +0200 Message-ID: Subject: Re: [PATCH v3 5/6] arm64: dts: qcom: add base AIM300 dtsi To: Tengfei Fan Cc: andersson@kernel.org, konrad.dybcio@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Fenglin Wu Content-Type: text/plain; charset="UTF-8" On Wed, 20 Dec 2023 at 03:23, Tengfei Fan wrote: > > > > On 12/19/2023 6:25 PM, Dmitry Baryshkov wrote: > > On Tue, 19 Dec 2023 at 02:52, Tengfei Fan wrote: > >> > >> AIM300 is a module with QCS8550 SoC, UFS and PMIC chip. > >> AIM300 Series is a highly optimized family of modules designed to support > >> AIoT applications. The Module is mounted onto Qualcomm AIoT carrier board > >> to support verification, evaluation and development. > >> > >> Co-developed-by: Fenglin Wu > >> Signed-off-by: Fenglin Wu > >> Signed-off-by: Tengfei Fan > >> --- > >> arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi | 371 +++++++++++++++++++ > >> 1 file changed, 371 insertions(+) > >> create mode 100644 arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi > >> > >> diff --git a/arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi b/arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi > >> new file mode 100644 > >> index 000000000000..04ca4597f952 > >> --- /dev/null > >> +++ b/arch/arm64/boot/dts/qcom/qcs8550-aim300.dtsi > >> @@ -0,0 +1,371 @@ > >> +// SPDX-License-Identifier: BSD-3-Clause > >> +/* > >> + * Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved. > >> + */ > >> + > >> +#include > >> +#include "qcs8550.dtsi" > >> +#include "pm8010.dtsi" > >> +#include "pm8550.dtsi" > >> +#include "pm8550b.dtsi" > >> +#define PMK8550VE_SID 5 > >> +#include "pm8550ve.dtsi" > >> +#include "pm8550vs.dtsi" > >> +#include "pmk8550.dtsi" > >> +#include "pmr735d_a.dtsi" > >> +#include "pmr735d_b.dtsi" > >> + > >> +/ { > >> + vph_pwr: vph-pwr-regulator { > >> + compatible = "regulator-fixed"; > >> + regulator-name = "vph_pwr"; > >> + regulator-min-microvolt = <3700000>; > >> + regulator-max-microvolt = <3700000>; > >> + > >> + regulator-always-on; > >> + regulator-boot-on; > >> + }; > >> +}; > > > > Is VPH_PWR regulator present on the SoM or on the carrier board?VPH_PWR regulator present on the SoM. If not for gmail, I could have missed your reply. Maybe it is a good idea to add an explicit comment here. BTW: what regulators are present on the carrier board rather than on the SoM? > > > >> + > >> +&apps_rsc { > >> + regulators-0 { > >> + compatible = "qcom,pm8550-rpmh-regulators"; > >> + qcom,pmic-id = "b"; > >> + > >> + vdd-bob1-supply = <&vph_pwr>; > >> + vdd-bob2-supply = <&vph_pwr>; > >> + vdd-l1-l4-l10-supply = <&vreg_s6g_1p86>; > >> + vdd-l2-l13-l14-supply = <&vreg_bob1>; > >> + vdd-l3-supply = <&vreg_s4g_1p25>; > >> + vdd-l5-l16-supply = <&vreg_bob1>; > >> + vdd-l6-l7-supply = <&vreg_bob1>; > >> + vdd-l8-l9-supply = <&vreg_bob1>; > >> + vdd-l11-supply = <&vreg_s4g_1p25>; > >> + vdd-l12-supply = <&vreg_s6g_1p86>; > >> + vdd-l15-supply = <&vreg_s6g_1p86>; > >> + vdd-l17-supply = <&vreg_bob2>; > >> + > >> + vreg_bob1: bob1 { > >> + regulator-name = "vreg_bob1"; > >> + regulator-min-microvolt = <3296000>; > >> + regulator-max-microvolt = <3960000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_bob2: bob2 { > >> + regulator-name = "vreg_bob2"; > >> + regulator-min-microvolt = <2720000>; > >> + regulator-max-microvolt = <3960000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l1b_1p8: ldo1 { > >> + regulator-name = "vreg_l1b_1p8"; > >> + regulator-min-microvolt = <1800000>; > >> + regulator-max-microvolt = <1800000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l2b_3p0: ldo2 { > >> + regulator-name = "vreg_l2b_3p0"; > >> + regulator-min-microvolt = <3008000>; > >> + regulator-max-microvolt = <3008000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l5b_3p1: ldo5 { > >> + regulator-name = "vreg_l5b_3p1"; > >> + regulator-min-microvolt = <3104000>; > >> + regulator-max-microvolt = <3104000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l6b_1p8: ldo6 { > >> + regulator-name = "vreg_l6b_1p8"; > >> + regulator-min-microvolt = <1800000>; > >> + regulator-max-microvolt = <3008000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l7b_1p8: ldo7 { > >> + regulator-name = "vreg_l7b_1p8"; > >> + regulator-min-microvolt = <1800000>; > >> + regulator-max-microvolt = <3008000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l8b_1p8: ldo8 { > >> + regulator-name = "vreg_l8b_1p8"; > >> + regulator-min-microvolt = <1800000>; > >> + regulator-max-microvolt = <3008000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l9b_2p9: ldo9 { > >> + regulator-name = "vreg_l9b_2p9"; > >> + regulator-min-microvolt = <2960000>; > >> + regulator-max-microvolt = <3008000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l11b_1p2: ldo11 { > >> + regulator-name = "vreg_l11b_1p2"; > >> + regulator-min-microvolt = <1200000>; > >> + regulator-max-microvolt = <1504000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l12b_1p8: ldo12 { > >> + regulator-name = "vreg_l12b_1p8"; > >> + regulator-min-microvolt = <1800000>; > >> + regulator-max-microvolt = <1800000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l13b_3p0: ldo13 { > >> + regulator-name = "vreg_l13b_3p0"; > >> + regulator-min-microvolt = <3000000>; > >> + regulator-max-microvolt = <3000000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l14b_3p2: ldo14 { > >> + regulator-name = "vreg_l14b_3p2"; > >> + regulator-min-microvolt = <3200000>; > >> + regulator-max-microvolt = <3200000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l15b_1p8: ldo15 { > >> + regulator-name = "vreg_l15b_1p8"; > >> + regulator-min-microvolt = <1800000>; > >> + regulator-max-microvolt = <1800000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l16b_2p8: ldo16 { > >> + regulator-name = "vreg_l16b_2p8"; > >> + regulator-min-microvolt = <1800000>; > >> + regulator-max-microvolt = <3300000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l17b_2p5: ldo17 { > >> + regulator-name = "vreg_l17b_2p5"; > >> + regulator-min-microvolt = <2504000>; > >> + regulator-max-microvolt = <2504000>; > >> + regulator-initial-mode = ; > >> + }; > >> + }; > >> + > >> + regulators-1 { > >> + compatible = "qcom,pm8550vs-rpmh-regulators"; > >> + qcom,pmic-id = "c"; > >> + > >> + vdd-l1-supply = <&vreg_s4g_1p25>; > >> + vdd-l2-supply = <&vreg_s4e_0p95>; > >> + vdd-l3-supply = <&vreg_s4e_0p95>; > >> + > >> + vreg_l3c_0p9: ldo3 { > >> + regulator-name = "vreg_l3c_0p9"; > >> + regulator-min-microvolt = <880000>; > >> + regulator-max-microvolt = <912000>; > >> + regulator-initial-mode = ; > >> + }; > >> + }; > >> + > >> + regulators-2 { > >> + compatible = "qcom,pm8550vs-rpmh-regulators"; > >> + qcom,pmic-id = "d"; > >> + > >> + vdd-l1-supply = <&vreg_s4e_0p95>; > >> + vdd-l2-supply = <&vreg_s4e_0p95>; > >> + vdd-l3-supply = <&vreg_s4e_0p95>; > >> + > >> + vreg_l1d_0p88: ldo1 { > >> + regulator-name = "vreg_l1d_0p88"; > >> + regulator-min-microvolt = <880000>; > >> + regulator-max-microvolt = <920000>; > >> + regulator-initial-mode = ; > >> + }; > >> + }; > >> + > >> + regulators-3 { > >> + compatible = "qcom,pm8550vs-rpmh-regulators"; > >> + qcom,pmic-id = "e"; > >> + > >> + vdd-l1-supply = <&vreg_s4e_0p95>; > >> + vdd-l2-supply = <&vreg_s4e_0p95>; > >> + vdd-l3-supply = <&vreg_s4g_1p25>; > >> + vdd-s4-supply = <&vph_pwr>; > >> + vdd-s5-supply = <&vph_pwr>; > >> + > >> + vreg_s4e_0p95: smps4 { > >> + regulator-name = "vreg_s4e_0p95"; > >> + regulator-min-microvolt = <904000>; > >> + regulator-max-microvolt = <984000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_s5e_1p08: smps5 { > >> + regulator-name = "vreg_s5e_1p08"; > >> + regulator-min-microvolt = <1010000>; > >> + regulator-max-microvolt = <1120000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l1e_0p88: ldo1 { > >> + regulator-name = "vreg_l1e_0p88"; > >> + regulator-min-microvolt = <880000>; > >> + regulator-max-microvolt = <912000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l2e_0p9: ldo2 { > >> + regulator-name = "vreg_l2e_0p9"; > >> + regulator-min-microvolt = <870000>; > >> + regulator-max-microvolt = <970000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l3e_1p2: ldo3 { > >> + regulator-name = "vreg_l3e_1p2"; > >> + regulator-min-microvolt = <1200000>; > >> + regulator-max-microvolt = <1200000>; > >> + regulator-initial-mode = ; > >> + }; > >> + }; > >> + > >> + regulators-4 { > >> + compatible = "qcom,pm8550ve-rpmh-regulators"; > >> + qcom,pmic-id = "f"; > >> + > >> + vdd-l1-supply = <&vreg_s4e_0p95>; > >> + vdd-l2-supply = <&vreg_s4e_0p95>; > >> + vdd-l3-supply = <&vreg_s4e_0p95>; > >> + vdd-s4-supply = <&vph_pwr>; > >> + > >> + vreg_s4f_0p5: smps4 { > >> + regulator-name = "vreg_s4f_0p5"; > >> + regulator-min-microvolt = <500000>; > >> + regulator-max-microvolt = <600000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l1f_0p9: ldo1 { > >> + regulator-name = "vreg_l1f_0p9"; > >> + regulator-min-microvolt = <880000>; > >> + regulator-max-microvolt = <912000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l2f_0p88: ldo2 { > >> + regulator-name = "vreg_l2f_0p88"; > >> + regulator-min-microvolt = <880000>; > >> + regulator-max-microvolt = <912000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l3f_0p88: ldo3 { > >> + regulator-name = "vreg_l3f_0p88"; > >> + regulator-min-microvolt = <880000>; > >> + regulator-max-microvolt = <912000>; > >> + regulator-initial-mode = ; > >> + }; > >> + }; > >> + > >> + regulators-5 { > >> + compatible = "qcom,pm8550vs-rpmh-regulators"; > >> + qcom,pmic-id = "g"; > >> + vdd-l1-supply = <&vreg_s4g_1p25>; > >> + vdd-l2-supply = <&vreg_s4g_1p25>; > >> + vdd-l3-supply = <&vreg_s4g_1p25>; > >> + vdd-s1-supply = <&vph_pwr>; > >> + vdd-s2-supply = <&vph_pwr>; > >> + vdd-s3-supply = <&vph_pwr>; > >> + vdd-s4-supply = <&vph_pwr>; > >> + vdd-s5-supply = <&vph_pwr>; > >> + vdd-s6-supply = <&vph_pwr>; > >> + > >> + vreg_s1g_1p25: smps1 { > >> + regulator-name = "vreg_s1g_1p25"; > >> + regulator-min-microvolt = <1200000>; > >> + regulator-max-microvolt = <1300000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_s2g_0p85: smps2 { > >> + regulator-name = "vreg_s2g_0p85"; > >> + regulator-min-microvolt = <800000>; > >> + regulator-max-microvolt = <1000000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_s3g_0p8: smps3 { > >> + regulator-name = "vreg_s3g_0p8"; > >> + regulator-min-microvolt = <300000>; > >> + regulator-max-microvolt = <1004000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_s4g_1p25: smps4 { > >> + regulator-name = "vreg_s4g_1p25"; > >> + regulator-min-microvolt = <1200000>; > >> + regulator-max-microvolt = <1300000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_s5g_0p85: smps5 { > >> + regulator-name = "vreg_s5g_0p85"; > >> + regulator-min-microvolt = <500000>; > >> + regulator-max-microvolt = <1004000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_s6g_1p86: smps6 { > >> + regulator-name = "vreg_s6g_1p86"; > >> + regulator-min-microvolt = <1800000>; > >> + regulator-max-microvolt = <2000000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l1g_1p2: ldo1 { > >> + regulator-name = "vreg_l1g_1p2"; > >> + regulator-min-microvolt = <1200000>; > >> + regulator-max-microvolt = <1200000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l2g_1p2: ldo2 { > >> + regulator-name = "vreg_l2g_1p2"; > >> + regulator-min-microvolt = <1100000>; > >> + regulator-max-microvolt = <1200000>; > >> + regulator-initial-mode = ; > >> + }; > >> + > >> + vreg_l3g_1p2: ldo3 { > >> + regulator-name = "vreg_l3g_1p2"; > >> + regulator-min-microvolt = <1200000>; > >> + regulator-max-microvolt = <1200000>; > >> + regulator-initial-mode = ; > >> + }; > >> + }; > >> +}; > >> + > >> +&ufs_mem_hc { > >> + reset-gpios = <&tlmm 210 GPIO_ACTIVE_LOW>; > >> + vcc-supply = <&vreg_l17b_2p5>; > >> + vcc-max-microamp = <1300000>; > >> + vccq-supply = <&vreg_l1g_1p2>; > >> + vccq-max-microamp = <1200000>; > >> + vdd-hba-supply = <&vreg_l3g_1p2>; > >> + > >> + status = "okay"; > >> +}; > >> + > >> +&ufs_mem_phy { > >> + vdda-phy-supply = <&vreg_l1d_0p88>; > >> + vdda-pll-supply = <&vreg_l3e_1p2>; > >> + > >> + status = "okay"; > >> +}; > >> -- > >> 2.17.1 > >> > >> > > > > > > -- > Thx and BRs, > Tengfei Fan -- With best wishes Dmitry