Received: by 2002:a05:7412:d008:b0:f9:6acb:47ec with SMTP id bd8csp427282rdb; Wed, 20 Dec 2023 00:55:45 -0800 (PST) X-Google-Smtp-Source: AGHT+IFCPCE3MI3cVggGRjYqoFCNiC9C7hL9Vx+UPJPoojlqLY3o5Iy3YyD9tfe5/u6aMc6irkqH X-Received: by 2002:a17:90a:3ee5:b0:28b:d426:633 with SMTP id k92-20020a17090a3ee500b0028bd4260633mr416173pjc.96.1703062545689; Wed, 20 Dec 2023 00:55:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703062545; cv=none; d=google.com; s=arc-20160816; b=ut1hfJzbLdlXyaZMXhSCRo2+//PUtI7YkH2aGil9zaxqJxGBesuLKoMBp6Isrt62uD AQY0ziuz7VoWbOqoIn1LrvemK2UHuyKCaNQLNZ+gQcE4LWd7qE8C1NFt/BS6XBf7CBp0 M1cDad3fBnlj6ZCkfBCvGsrLt/fN6KgTHFzdG3BkcqlNsXvQfaBKWEdQcsqd3vX0fQ5R H6D+nYoFK03VfmL2U6zjT/DyzT2mpSWTQZPA9nuhNfym8I1Fi6gQQfYKQW1jMc6uPif8 TlQZrL3Kd3smi16FSidyZJRdwqbM5ZMncv+1KGb97CquE3J6/kGg89tKUNYZqSE3Ss7p FSDQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id:dkim-signature; bh=1tueOB6D9zQzhXZZX+VMFCB5oqMKf0xCHTQJ5BC+5jg=; fh=xPZ0YANAcRPGPX4IB0yOZmK5WLFQL1lh99y02pFk1x4=; b=V8DRW2//F9DvTrAmiUSMU6EVNWFMOnWfpPPKquroRO44OvTMB4AoGaRjlyf6uCSBFF frMWSH7VqYtHXTAcesxIICzmPGDT054MpOoE/MIrhPHGMv7hLDyZ+R8QuCRvlW5UYAaT iIwFo2y9q5q9bYs+lAqkPUL440pcAhRwvKSIGEDZ7+yR6A0XRitm5SQ+3kmwbdDpKd4R LeTUaJVOGKOqqwuQ0orJX/Sv812k7m7CWW6ugOzkf0T+I3lN8YyMP/SwxVZPM5CKknxv N0APbr/txN2ImYxEfMXhFRZv4zOaplkuu+89EVFQS8eRmmWuF4CHsSh8KHLI0Y7KAkCB 20gg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=VN6xKxkp; spf=pass (google.com: domain of linux-kernel+bounces-6607-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6607-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id nb18-20020a17090b35d200b0028bc7cefee2si1688381pjb.34.2023.12.20.00.55.45 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Dec 2023 00:55:45 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-6607-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=VN6xKxkp; spf=pass (google.com: domain of linux-kernel+bounces-6607-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6607-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 5706D282D83 for ; Wed, 20 Dec 2023 08:55:45 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id C5E081CF91; Wed, 20 Dec 2023 08:55:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="VN6xKxkp" X-Original-To: linux-kernel@vger.kernel.org Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5409E1C6B8; Wed, 20 Dec 2023 08:55:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 3BK5htLd024495; Wed, 20 Dec 2023 08:55:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s= qcppdkim1; bh=1tueOB6D9zQzhXZZX+VMFCB5oqMKf0xCHTQJ5BC+5jg=; b=VN 6xKxkphIkel43uhFT5N0xJNPqsr4+Oys1mekMWHWeC7Luc6jbVq0Pi71P+w0HwEr FwvAoAs93pqA4nS5PTGDs/JnSaM7lCq4KPZNwODGV9JOQcZAAkLRRRSbvTu6/CW0 kMw5VlJe8t64pjIvFTbANkGZUoXbtsDl2mkYW/RWDY0RXXGDW4HNHwPzzhxoVtdT Evqj2qWejey1O7GNaEX4B0aP3+4oRcyz5uEGK2ggk2KlLymUUchg9xZ+P+ukMUOk 50zGlBZKXF7dCbLcYHFhlMG0G6fgZnasFrEleNERiV9ahC9b0FZGQxOj3uOWvosm KXTK+Qv0rJQf9GmgvTXw== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3v38qstu38-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 20 Dec 2023 08:55:19 +0000 (GMT) Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3BK8tIxk022882 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 20 Dec 2023 08:55:18 GMT Received: from [10.239.133.211] (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Wed, 20 Dec 2023 00:55:12 -0800 Message-ID: <25fdf817-6993-484a-981b-3974ee400722@quicinc.com> Date: Wed, 20 Dec 2023 16:55:10 +0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 2/8] coresight-tpda: Add support to configure CMB element Content-Language: en-US To: Suzuki K Poulose , Mathieu Poirier , Alexander Shishkin , Konrad Dybcio , Mike Leach , Rob Herring , Krzysztof Kozlowski CC: Jinlong Mao , Leo Yan , "Greg Kroah-Hartman" , , , , , Tingwei Zhang , Yuanfang Zhang , Trilok Soni , Song Chai , , References: <1700533494-19276-1-git-send-email-quic_taozha@quicinc.com> <1700533494-19276-3-git-send-email-quic_taozha@quicinc.com> <88e51407-344e-4584-8711-29cc014c782b@arm.com> <987a101d-043e-4893-89c0-f9fcd46b5aeb@arm.com> From: Tao Zhang In-Reply-To: <987a101d-043e-4893-89c0-f9fcd46b5aeb@arm.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: xi1D_vYZ2nSWyHqe7i567wHPqQ_NPf5r X-Proofpoint-ORIG-GUID: xi1D_vYZ2nSWyHqe7i567wHPqQ_NPf5r X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-12-09_01,2023-12-07_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 bulkscore=0 adultscore=0 priorityscore=1501 mlxlogscore=999 impostorscore=0 suspectscore=0 phishscore=0 clxscore=1015 lowpriorityscore=0 malwarescore=0 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2311290000 definitions=main-2312200061 On 12/19/2023 9:59 PM, Suzuki K Poulose wrote: > On 18/12/2023 10:27, Suzuki K Poulose wrote: >> On 21/11/2023 02:24, Tao Zhang wrote: >>> Read the CMB element size from the device tree. Set the register >>> bit that controls the CMB element size of the corresponding port. >>> >>> Signed-off-by: Tao Zhang >>> Signed-off-by: Mao Jinlong >>> --- >>>   drivers/hwtracing/coresight/coresight-tpda.c | 117 >>> +++++++++++-------- >>>   drivers/hwtracing/coresight/coresight-tpda.h |   6 + >>>   2 files changed, 74 insertions(+), 49 deletions(-) >>> >>> diff --git a/drivers/hwtracing/coresight/coresight-tpda.c >>> b/drivers/hwtracing/coresight/coresight-tpda.c >>> index 5f82737c37bb..e3762f38abb3 100644 >>> --- a/drivers/hwtracing/coresight/coresight-tpda.c >>> +++ b/drivers/hwtracing/coresight/coresight-tpda.c >>> @@ -28,24 +28,54 @@ static bool coresight_device_is_tpdm(struct >>> coresight_device *csdev) >>>               CORESIGHT_DEV_SUBTYPE_SOURCE_TPDM); >>>   } >>> +static void tpdm_clear_element_size(struct coresight_device *csdev) >>> +{ >>> +    struct tpda_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent); >>> + >>> +    if (drvdata->dsb_esize) >>> +        drvdata->dsb_esize = 0; >>> +    if (drvdata->cmb_esize) >>> +        drvdata->cmb_esize = 0; >> >> Why do we need the if (...) check here ? >> >>> +} >>> + >>> +static void tpda_set_element_size(struct tpda_drvdata *drvdata, u32 >>> *val) >>> +{ >>> + >>> +    if (drvdata->dsb_esize == 64) >>> +        *val |= TPDA_Pn_CR_DSBSIZE; >>> +    else if (drvdata->dsb_esize == 32) >>> +        *val &= ~TPDA_Pn_CR_DSBSIZE; >>> + >>> +    if (drvdata->cmb_esize == 64) >>> +        *val |= FIELD_PREP(TPDA_Pn_CR_CMBSIZE, 0x2); >>> +    else if (drvdata->cmb_esize == 32) >>> +        *val |= FIELD_PREP(TPDA_Pn_CR_CMBSIZE, 0x1); >>> +    else if (drvdata->cmb_esize == 8) >>> +        *val &= ~TPDA_Pn_CR_CMBSIZE; >>> +} >>> + >> >> >>>   /* >>> - * Read the DSB element size from the TPDM device >>> + * Read the element size from the TPDM device >>>    * Returns >>> - *    The dsb element size read from the devicetree if available. >>> + *    The element size read from the devicetree if available. >>>    *    0 - Otherwise, with a warning once. >> >> This doesn't match the function ? It return 0 on success and >> error (-EINVAL) on failure ? >> >>>    */ >>> -static int tpdm_read_dsb_element_size(struct coresight_device *csdev) >>> +static int tpdm_read_element_size(struct tpda_drvdata *drvdata, >>> +                  struct coresight_device *csdev) >>>   { >>> -    int rc = 0; >>> -    u8 size = 0; >>> - >>> -    rc = fwnode_property_read_u8(dev_fwnode(csdev->dev.parent), >>> -            "qcom,dsb-element-size", &size); >>> +    int rc = -EINVAL; >>> + >>> +    if (!fwnode_property_read_u8(dev_fwnode(csdev->dev.parent), >>> +            "qcom,dsb-element-size", &drvdata->dsb_esize)) >>> +        rc = 0; >>> +    if (!fwnode_property_read_u8(dev_fwnode(csdev->dev.parent), >>> +            "qcom,cmb-element-size", &drvdata->cmb_esize)) > > At this point we have the csdev->dev.parent as the TPDM device and with: > > #include > >     struct tpdm_drvdata *tpdm_data = get_drvdata(csdev->dev.parent); > >     if (tpdm_has_cmb(tpdm_data)) { >         rc = fwnode_...(... "qcom,cmb-element-size"...) >     } > >     if (tpdm_has_dsb(tpdm_data)) { >         rc = fwnode_...(..., "qcom,dsb-element-size"..) >     } I will update according to your approach in the next patch series. Best, Tao > > Suzuki > > >>> +        rc = 0; >> >> Are we not silently resetting the error if the former failed ? >> >> Could we not : >> >>      rc |= fwnode_... >> >>      rc |= fwnode_... >> >> instead ? >> >> Also what is the expectation here ? Are these properties a MUST for >> TPDM ? >> >>>       if (rc) >>>           dev_warn_once(&csdev->dev, >>> -            "Failed to read TPDM DSB Element size: %d\n", rc); >>> +            "Failed to read TPDM Element size: %d\n", rc); >>> -    return size; >>> +    return rc; >>>   } >>>   /* >>> @@ -56,11 +86,12 @@ static int tpdm_read_dsb_element_size(struct >>> coresight_device *csdev) >>>    * Parameter "inport" is used to pass in the input port number >>>    * of TPDA, and it is set to -1 in the recursize call. >>>    */ >>> -static int tpda_get_element_size(struct coresight_device *csdev, >>> +static int tpda_get_element_size(struct tpda_drvdata *drvdata, >>> +                 struct coresight_device *csdev, >>>                    int inport) >>>   { >>> -    int dsb_size = -ENOENT; >>> -    int i, size; >>> +    int rc = 0; >>> +    int i; >>>       struct coresight_device *in; >>>       for (i = 0; i < csdev->pdata->nr_inconns; i++) { >>> @@ -74,25 +105,21 @@ static int tpda_get_element_size(struct >>> coresight_device *csdev, >>>               continue; >>>           if (coresight_device_is_tpdm(in)) { >>> -            size = tpdm_read_dsb_element_size(in); >>> +            if ((drvdata->dsb_esize) || (drvdata->cmb_esize)) >>> +                return -EEXIST; >>> +            rc = tpdm_read_element_size(drvdata, in); >>> +            if (rc) >>> +                return rc; >>>           } else { >>>               /* Recurse down the path */ >>> -            size = tpda_get_element_size(in, -1); >>> -        } >>> - >>> -        if (size < 0) >>> -            return size; >>> - >>> -        if (dsb_size < 0) { >>> -            /* Found a size, save it. */ >>> -            dsb_size = size; >>> -        } else { >>> -            /* Found duplicate TPDMs */ >>> -            return -EEXIST; >>> +            rc = tpda_get_element_size(drvdata, in, -1); >>> +            if (rc) >>> +                return rc; >>>           } >>>       } >>> -    return dsb_size; >>> + >>> +    return rc; >>>   } >>>   /* Settings pre enabling port control register */ >>> @@ -109,7 +136,7 @@ static void tpda_enable_pre_port(struct >>> tpda_drvdata *drvdata) >>>   static int tpda_enable_port(struct tpda_drvdata *drvdata, int port) >>>   { >>>       u32 val; >>> -    int size; >>> +    int rc; >>>       val = readl_relaxed(drvdata->base + TPDA_Pn_CR(port)); >>>       /* >>> @@ -117,29 +144,21 @@ static int tpda_enable_port(struct >>> tpda_drvdata *drvdata, int port) >>>        * Set the bit to 0 if the size is 32 >>>        * Set the bit to 1 if the size is 64 >>>        */ >>> -    size = tpda_get_element_size(drvdata->csdev, port); >>> -    switch (size) { >>> -    case 32: >>> -        val &= ~TPDA_Pn_CR_DSBSIZE; >>> -        break; >>> -    case 64: >>> -        val |= TPDA_Pn_CR_DSBSIZE; >>> -        break; >>> -    case 0: >>> -        return -EEXIST; >>> -    case -EEXIST: >>> +    tpdm_clear_element_size(drvdata->csdev); >>> +    rc = tpda_get_element_size(drvdata, drvdata->csdev, port); >>> +    if (!rc && ((drvdata->dsb_esize) || (drvdata->cmb_esize))) { >>> +        tpda_set_element_size(drvdata, &val); >>> +        /* Enable the port */ >>> +        val |= TPDA_Pn_CR_ENA; >>> +        writel_relaxed(val, drvdata->base + TPDA_Pn_CR(port)); >>> +    } else if (rc == -EEXIST) >>>           dev_warn_once(&drvdata->csdev->dev, >>> -            "Detected multiple TPDMs on port %d", -EEXIST); >>> -        return -EEXIST; >>> -    default: >>> -        return -EINVAL; >>> -    } >>> - >>> -    /* Enable the port */ >>> -    val |= TPDA_Pn_CR_ENA; >>> -    writel_relaxed(val, drvdata->base + TPDA_Pn_CR(port)); >>> +                  "Detected multiple TPDMs on port %d", -EEXIST); >>> +    else >>> +        dev_warn_once(&drvdata->csdev->dev, >>> +                  "Didn't find TPDM elem size"); >> >> "element size" >> >>> -    return 0; >>> +    return rc; >>>   } >>>   static int __tpda_enable(struct tpda_drvdata *drvdata, int port) >>> diff --git a/drivers/hwtracing/coresight/coresight-tpda.h >>> b/drivers/hwtracing/coresight/coresight-tpda.h >>> index b3b38fd41b64..29164fd9711f 100644 >>> --- a/drivers/hwtracing/coresight/coresight-tpda.h >>> +++ b/drivers/hwtracing/coresight/coresight-tpda.h >>> @@ -10,6 +10,8 @@ >>>   #define TPDA_Pn_CR(n)        (0x004 + (n * 4)) >>>   /* Aggregator port enable bit */ >>>   #define TPDA_Pn_CR_ENA        BIT(0) >>> +/* Aggregator port CMB data set element size bit */ >>> +#define TPDA_Pn_CR_CMBSIZE        GENMASK(7, 6) >>>   /* Aggregator port DSB data set element size bit */ >>>   #define TPDA_Pn_CR_DSBSIZE        BIT(8) >>> @@ -25,6 +27,8 @@ >>>    * @csdev:      component vitals needed by the framework. >>>    * @spinlock:   lock for the drvdata value. >>>    * @enable:     enable status of the component. >>> + * @dsb_esize   Record the DSB element size. >>> + * @cmb_esize   Record the CMB element size. >>>    */ >>>   struct tpda_drvdata { >>>       void __iomem        *base; >>> @@ -32,6 +36,8 @@ struct tpda_drvdata { >>>       struct coresight_device    *csdev; >>>       spinlock_t        spinlock; >>>       u8            atid; >>> +    u8            dsb_esize; >>> +    u8            cmb_esize; >>>   }; >>>   #endif  /* _CORESIGHT_CORESIGHT_TPDA_H */ >> >> Suzuki >> >> >