Received: by 2002:a05:7412:b995:b0:f9:9502:5bb8 with SMTP id it21csp3145818rdb; Tue, 26 Dec 2023 19:00:27 -0800 (PST) X-Google-Smtp-Source: AGHT+IH6a2pQ83qPa2LOS6UAJNDn5tPkHps+rXD8VZxYOGYl0vZWXh0hbcMtrTJ/u0+KoUaR6jvm X-Received: by 2002:a05:6358:70b:b0:175:127:3805 with SMTP id e11-20020a056358070b00b0017501273805mr1557916rwj.5.1703646027209; Tue, 26 Dec 2023 19:00:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703646027; cv=none; d=google.com; s=arc-20160816; b=tn/kbdpq6SjJ3iSVe89yelkcq1gOgcKpBORT7YhsuI1j1epivX0fqg7XXLfi8k32TL zQVcVvcZUt4vIhE7XGsuwoZ61AnvTqujhPqYwURiUePDRoWicLlCB0g1ivHCr9ZXT1KK YE+FtbBsH5Kn/ya9kpPwEAzWVM7Q88M3JRYo6DtOVq4CovWWXcg9yTDsmFmHJ5TR3aux 13af5S6hBLF0LUnwShWZzHt7afcPvmHbNFkCwXUfLkKJMcBwYEgQqnnY/lCd4S0pjDmF 9JNfNyHfAbmjwg5/+if5gh1BmvdFtE7NsEyoF5sJr9uzu0jL/jOiQiwkV1X2xTOYWNTu y6xg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=fmWz0rJh64xdSwkGQodJMwxBiA+ThHiR13FBJgjt8qI=; fh=cQTxynQ7rGExgmbyXq8tNmd/VmE1Fzgt9QW51hABj2c=; b=Bf4Z8mACEZPVC6b/jQIVnaTo/Ejx4YBazopSVNQluhIeVX3q3OzyvssjowfO6zdVvd 8J0NPL0rDzSd2V5Y93V1OnBEere8N6fwXoOKnjoVorq4S1WdYtNgIDIydBWHjruirDCm VED3bioLl7j0I+BSM2vPUfOn+RlHCpdt0uszm6rhTY6YTWH945cmWbfwyDgO9D1puBE5 B3hR6w1Zbsec6D0VpsnWStx4uGvrVZa5HLTtRpnfpAgiMGJigGhmWmwSjHN/w2+TDJQx 7APypoVPwKU9hOjeYDO7txWYOHASpKpmskuZcHUKJt/Ta/Bu+sPjewyOKALC4Ypiiubt fmUw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=TWcnwNiV; spf=pass (google.com: domain of linux-kernel+bounces-11787-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-11787-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id 5-20020a630f45000000b005cda4c18b54si7636015pgp.364.2023.12.26.19.00.26 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 26 Dec 2023 19:00:27 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-11787-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=TWcnwNiV; spf=pass (google.com: domain of linux-kernel+bounces-11787-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-11787-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id D34412825E9 for ; Wed, 27 Dec 2023 03:00:26 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 519B046A1; Wed, 27 Dec 2023 02:59:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="TWcnwNiV" X-Original-To: linux-kernel@vger.kernel.org Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.12]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A4F012109; Wed, 27 Dec 2023 02:59:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1703645987; x=1735181987; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=6EZM0STQUmP7aVHDp+0lhBXnIJUofqomOyzh9k1hZec=; b=TWcnwNiV+ZP3Mq5SbeJLObdFKIO/FSkRxYnbsaHOKLqhl7LO9NdvEHkR NFlsGK9zbb/AWi39XShDy0j8A9no93e5mL70AsAw3y42fPB3/zSTlGkoY vlWbgsAdVJk2uR6cHiWiMvEEpy/uKED+ndeAvwno/lZAZVt+XYWWUklpE 3s/cOWU2t3LbQWw3w5E4GI79x2hcgU+WSBTyu+614EIWf4ns8Tg34rIpY V00GsxKUwCu7ZQ4wACYBJ+VOZvp9+0+/q2YegMGZnY4Orr8jkqnPp9BoP NNwgCAqjXz/zd96yzkmVZCRamW9rZFI1O/O16xfbVZPSN+ukCkTbG2sdq w==; X-IronPort-AV: E=McAfee;i="6600,9927,10935"; a="3705778" X-IronPort-AV: E=Sophos;i="6.04,307,1695711600"; d="scan'208";a="3705778" Received: from orsmga005.jf.intel.com ([10.7.209.41]) by orvoesa104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 Dec 2023 18:59:32 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10935"; a="951386085" X-IronPort-AV: E=Sophos;i="6.04,307,1695711600"; d="scan'208";a="951386085" Received: from ply01-vm-store.bj.intel.com ([10.238.153.201]) by orsmga005.jf.intel.com with ESMTP; 26 Dec 2023 18:59:29 -0800 From: Ethan Zhao To: bhelgaas@google.com, baolu.lu@linux.intel.com, dwmw2@infradead.org, will@kernel.org, robin.murphy@arm.com, lukas@wunner.de Cc: linux-pci@vger.kernel.org, iommu@lists.linux.dev, linux-kernel@vger.kernel.org Subject: [RFC PATCH v8 1/5] iommu/vt-d: add flush_target_dev member to struct intel_iommu and pass device info to all ATS invalidation functions Date: Tue, 26 Dec 2023 21:59:19 -0500 Message-Id: <20231227025923.536148-2-haifeng.zhao@linux.intel.com> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20231227025923.536148-1-haifeng.zhao@linux.intel.com> References: <20231227025923.536148-1-haifeng.zhao@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit As iommu is a pointer member of device_domain_info, so can't play trick like container_of() to get the info and device instance for qi_submit_sync() low level function to check device status, add a flush_target_dev member to struct inte_iommu and pass dev info to all device-TLB invalidation (a.k.a ATS invalidation) functions. Signed-off-by: Ethan Zhao --- drivers/iommu/intel/iommu.c | 1 + drivers/iommu/intel/iommu.h | 2 ++ drivers/iommu/intel/pasid.c | 1 + drivers/iommu/intel/svm.c | 1 + 4 files changed, 5 insertions(+) diff --git a/drivers/iommu/intel/iommu.c b/drivers/iommu/intel/iommu.c index 897159dba47d..c3724f1d86dc 100644 --- a/drivers/iommu/intel/iommu.c +++ b/drivers/iommu/intel/iommu.c @@ -1461,6 +1461,7 @@ static void __iommu_flush_dev_iotlb(struct device_domain_info *info, sid = info->bus << 8 | info->devfn; qdep = info->ats_qdep; + info->iommu->flush_target_dev = info->dev; qi_flush_dev_iotlb(info->iommu, sid, info->pfsid, qdep, addr, mask); quirk_extra_dev_tlb_flush(info, addr, mask, IOMMU_NO_PASID, qdep); diff --git a/drivers/iommu/intel/iommu.h b/drivers/iommu/intel/iommu.h index ce030c5b5772..e892c5c7560a 100644 --- a/drivers/iommu/intel/iommu.h +++ b/drivers/iommu/intel/iommu.h @@ -731,6 +731,8 @@ struct intel_iommu { void *perf_statistic; struct iommu_pmu *pmu; + + struct device *flush_target_dev; /* the target device TLB to be invalidated. */ }; /* PCI domain-device relationship */ diff --git a/drivers/iommu/intel/pasid.c b/drivers/iommu/intel/pasid.c index 74e8e4c17e81..1c87fb1b1039 100644 --- a/drivers/iommu/intel/pasid.c +++ b/drivers/iommu/intel/pasid.c @@ -485,6 +485,7 @@ devtlb_invalidation_with_pasid(struct intel_iommu *iommu, qdep = info->ats_qdep; pfsid = info->pfsid; + info->iommu->flush_target_dev = info->dev; /* * When PASID 0 is used, it indicates RID2PASID(DMA request w/o PASID), * devTLB flush w/o PASID should be used. For non-zero PASID under diff --git a/drivers/iommu/intel/svm.c b/drivers/iommu/intel/svm.c index ac12f76c1212..d42a99801cdf 100644 --- a/drivers/iommu/intel/svm.c +++ b/drivers/iommu/intel/svm.c @@ -181,6 +181,7 @@ static void __flush_svm_range_dev(struct intel_svm *svm, qi_flush_piotlb(sdev->iommu, sdev->did, svm->pasid, address, pages, ih); if (info->ats_enabled) { + info->iommu->flush_target_dev = info->dev; qi_flush_dev_iotlb_pasid(sdev->iommu, sdev->sid, info->pfsid, svm->pasid, sdev->qdep, address, order_base_2(pages)); -- 2.31.1