Received-SPF: pass (google.com: domain of linux-kernel+bounces-12460-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
From: "Tian, Kevin" <kevin.tian@intel.com>
To: "Liu, Yi L" <yi.l.liu@intel.com>, "joro@8bytes.org" <joro@8bytes.org>,
	"alex.williamson@redhat.com" <alex.williamson@redhat.com>, "jgg@nvidia.com"
	<jgg@nvidia.com>, "robin.murphy@arm.com" <robin.murphy@arm.com>,
	"baolu.lu@linux.intel.com" <baolu.lu@linux.intel.com>
CC: "cohuck@redhat.com" <cohuck@redhat.com>, "eric.auger@redhat.com"
	<eric.auger@redhat.com>, "nicolinc@nvidia.com" <nicolinc@nvidia.com>,
	"kvm@vger.kernel.org" <kvm@vger.kernel.org>, "mjrosato@linux.ibm.com"
	<mjrosato@linux.ibm.com>, "chao.p.peng@linux.intel.com"
	<chao.p.peng@linux.intel.com>, "yi.y.sun@linux.intel.com"
	<yi.y.sun@linux.intel.com>, "peterx@redhat.com" <peterx@redhat.com>,
	"jasowang@redhat.com" <jasowang@redhat.com>,
	"shameerali.kolothum.thodi@huawei.com"
	<shameerali.kolothum.thodi@huawei.com>, "lulu@redhat.com" <lulu@redhat.com>,
	"suravee.suthikulpanit@amd.com" <suravee.suthikulpanit@amd.com>,
	"iommu@lists.linux.dev" <iommu@lists.linux.dev>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"linux-kselftest@vger.kernel.org" <linux-kselftest@vger.kernel.org>, "Duan,
 Zhenzhong" <zhenzhong.duan@intel.com>, "joao.m.martins@oracle.com"
	<joao.m.martins@oracle.com>, "Zeng, Xin" <xin.zeng@intel.com>, "Zhao, Yan Y"
	<yan.y.zhao@intel.com>, "j.granados@samsung.com" <j.granados@samsung.com>
Subject: RE: [PATCH v8 09/10] iommufd: Add data structure for Intel VT-d
 stage-1 cache invalidation
Thread-Topic: [PATCH v8 09/10] iommufd: Add data structure for Intel VT-d
 stage-1 cache invalidation
Thread-Index: AQHaON/EULDpY/yduEi+JsXzzxonvrC+On9Q
Date: Thu, 28 Dec 2023 06:37:44 +0000
Message-ID: <BN9PR11MB5276AE2A3094D1CE2041BB128C9EA@BN9PR11MB5276.namprd11.prod.outlook.com>
References: <20231227161354.67701-1-yi.l.liu@intel.com>
 <20231227161354.67701-10-yi.l.liu@intel.com>
In-Reply-To: <20231227161354.67701-10-yi.l.liu@intel.com>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?Wttwdg6tiegnKdzNhLC3NROws1kklPAo0ETzW/Idsv1ij8mWw8Nlmq2kwvKk?=
 =?us-ascii?Q?TReoLa2KQcr9NB7gQiMX+y0v+cs9Y+FZsggSgn8Ccw8BpWyOIz+f1DouuN2P?=
 =?us-ascii?Q?VSz6rPgmSWDMv4aLjIJs0ZjcOwAzRbnorNt6AGz1NPFNMqchzWtJTXxY/Azm?=
 =?us-ascii?Q?ZFV7bWqDwDckFUJsiwpq3YIFM8ag4a+YQQB9oCLtgVtOaMNT8EBujlyoh7Eq?=
 =?us-ascii?Q?n7++ed6K6nttSoELdjg7UVWeUfOhoOm6Kv0HXFaHwmPQ+cNH6sleS+Qrx//S?=
 =?us-ascii?Q?TCh51DNmgPYdvTqGzVdOjmILP58uvRC2tFBQMerYEZQL86mnY0bs9LvXEuZb?=
 =?us-ascii?Q?lnqhNBPLpc2lnnGMkL08pLAz4Ays8PzNODiKgXIHnVmwHozSKbxSLNpqKOVv?=
 =?us-ascii?Q?9ZPoDpxMbzJHGUbbPp+nue+MpJMHk/s7KgIxfzDUteRzmyiEYoFuXBGrQkhD?=
 =?us-ascii?Q?UlEdhXbEWY3kTg31RwBivQqnB6pqnuM6huG2Q09XYx87/WavTkDYIG6Pxd/U?=
 =?us-ascii?Q?yYiopdaZGjaIPqVxhSf6Nsmu6Wr1K5T45ii9Er6WEhZrBdBhj39JwiccRcC4?=
 =?us-ascii?Q?x17q6H3gV91qJUIgmDpUd0yCb0KUlwomDPxAV42/2ppFFtUW6u83QaiaWZ4s?=
 =?us-ascii?Q?vw7q5C7dTfU/hhhpvvHuEqVdtM8ygGHuWTlj/iiYx+aOtP0kdgOag8KyZG8F?=
 =?us-ascii?Q?fvhRRUqJlC66xjc3RwNRLZb+HCVSVHau7p6k9KdPto3mLmEtUaQlv0WZMc0e?=
 =?us-ascii?Q?MvtqJ9z7q03hB/dQtd8V9Wd0qTWT0SN21MhHiU2ISLty6zjrAZrGt5Zycn8Y?=
 =?us-ascii?Q?hxqv0Wm+vSdRra4enhEstCo81XAI575wr50UJ/3PKSBmnbsRFl8FTnpEy9xz?=
 =?us-ascii?Q?ELLOBZNRqwJVxR41bS8hdP7wxfOYOGQJAM7Ne8hIpTSJTIJtkOGbQ56nB/Su?=
 =?us-ascii?Q?NInkSIDKsUW+L3likZG0wfvuShTDSsylCUMIYsaDxqpF5VMHsAjAAxpJCpzb?=
 =?us-ascii?Q?gjVs0OM69DJSWdIfefC5/UTt6Or2N1JJZT6PMcZu88WKUA6VybBU/RpZILCF?=
 =?us-ascii?Q?Q+pnYQ8VEC3pX82Ag/jK9RHvUyVVvlu7g/yuF1MeCzUITaL3fE8ZLFjc/ZSz?=
 =?us-ascii?Q?XoqgK+3S7JvD0IenAxQGIQk1P9oYsRajmtsWHbYfZ8XAWNuelCzoIo81if32?=
 =?us-ascii?Q?LaLJy5UmJzDQ+cLc2Q9+pE5FZisI9crB1vtiEAkiKqT4ovFJuoTmc6UOckP1?=
 =?us-ascii?Q?BG8tLy4nwChKqUek/vZP1C1+mGeRYOECWD2N6/GuCIRnUU2XlQToefzic8fh?=
 =?us-ascii?Q?RWt0sfCbhKSsaUWEf2jAnQbJJKgHQPehZoN01E9hxoDlZ3lyZnWwBt0ouvC5?=
 =?us-ascii?Q?Ga524uJtJJxebHPNHmH6EWHVDLNeunv2HWITC7ldheXh8wEazCfxht0bccdy?=
 =?us-ascii?Q?TBex9uL83yo3HO0y0JP0TDm9e+H1eViiW6i541kcEojGrjqLjWSTWTRAuqBl?=
 =?us-ascii?Q?HRMJbkIo1QPSpyzUO9YPy3PwMOUG2zhn2QNvd9PZ1//saJQhWEqQ7NG94y5c?=
 =?us-ascii?Q?us8CdGSybnZToMLUVvG8X7B4enDbPmA4ma9j3luL?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: BN9PR11MB5276.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 3ec920bf-7455-48e2-bb45-08dc076f7fb8
X-MS-Exchange-CrossTenant-originalarrivaltime: 28 Dec 2023 06:37:44.4744
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: Dmv4BQnjJQXJIpZozjALvKVNyCUB4A07ZCvMnSV6iJbNQZ+Xkbk1/0VZ88U7nGzhIuNrW/p3gCmGgJpfzSe7xQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ1PR11MB6228
X-OriginatorOrg: intel.com

> From: Liu, Yi L <yi.l.liu@intel.com>
> Sent: Thursday, December 28, 2023 12:14 AM
> +/**
> + * struct iommu_hwpt_vtd_s1_invalidate - Intel VT-d cache invalidation
> + *                                       (IOMMU_HWPT_INVALIDATE_DATA_VTD=
_S1)
> + * @addr: The start address of the range to be invalidated. It needs to
> + *        be 4KB aligned.
> + * @npages: Number of contiguous 4K pages to be invalidated.
> + * @flags: Combination of enum iommu_hwpt_vtd_s1_invalidate_flags
> + * @hw_error: One of enum iommu_hwpt_vtd_s1_invalidate_error
> + *
> + * The Intel VT-d specific invalidation data for user-managed stage-1 ca=
che
> + * invalidation in nested translation. Userspace uses this structure to
> + * tell the impacted cache scope after modifying the stage-1 page table.
> + *
> + * Invalidating all the caches related to the page table by setting @add=
r
> + * to be 0 and @npages to be U64_MAX.
> + *
> + * The device TLB will be invalidated automatically if ATS is enabled.
> + *
> + * The @hw_error is meaningful when the entry is handled by the kernel.
> + * Check the entry_num output of IOMMU_HWPT_INVALIDATE ioctl to
> know the
> + * handled entries. @hw_error only covers the errors detected by hardwar=
e.
> + * The software detected errors would go through the normal ioctl errno.
> + */

* An entry is considered 'handled' after it passes the audit and submitted
* to the IOMMU by the underlying driver. Check the @entry_num output of
* struct iommu_hwpt_invalidate for the number of handled entries. A 'handle=
d'
* request may still fail in hardware for various reasons, e.g. due to timeo=
ut
* on waiting for device response upon a device TLB invalidation request. In
* such case the hardware error info is reported in the @hw_error field of t=
he
* handled entry.