Received: by 2002:a05:7412:b995:b0:f9:9502:5bb8 with SMTP id it21csp3853379rdb; Thu, 28 Dec 2023 02:04:24 -0800 (PST) X-Google-Smtp-Source: AGHT+IHz946p6H5ShbHrXKMWflLGUejrPZ4NlBTTF4SMgtkQN+LkrNIOpnqgwyNBTJ62cQqI5RrQ X-Received: by 2002:a05:6214:92c:b0:67f:9853:d184 with SMTP id dk12-20020a056214092c00b0067f9853d184mr10446810qvb.116.1703757864053; Thu, 28 Dec 2023 02:04:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703757864; cv=none; d=google.com; s=arc-20160816; b=ZaYHYo+bc20B9on+Kb/bVVTe5K9m8GPpSARyb57/IAoY3baxwf53HLop+A98cu45bj v/zFujqmT8SHhRfWhoweZG37+mIjQ9QDABropMb/sUcWugiW37EXvVUzkzS0mBtPs3TQ JEtfC3ra/nsJAVc1FEW5NLgEc2v9cQcFpGPABF2P+5sdhXmizWUgEnNeGR/A9+slXlp1 GB8PfCLUXp0X7hyUlilKriayGSn+mS3yi7St34Hn0DfKmpnw1oVI+yn5J0lmNX2c5yxc XXEJM149XbKaakwVPeMRODsHW5xkgnoIGpBxXEO5OOgHtgD72BSRtUpVEnK4FxmY6GsH 58NA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id; bh=JtITTZi+NVoESUd6hwSmFrYqt4lPPkxtNEOfBVNfRCw=; fh=4lic6PKx/vcplmlZ6D7daY3UFonM/f99NYa21LJ8DRk=; b=NJpjLUGO8eAPCg1uyKsmDduQ7iQ0WoMfR/sGqE3SDwxkKDriFeuvRcB8jkpINffoS8 4vlsNf4R1VERmnfNE69mIkmfHPN09+LKRMaJNcyO23keEL5Bon5zXhNcnQ3CNCHiZyEY Gchh4sg0JzcLVTrGCtmNRCtLafx5gE6tccwd4fBxcSoxcDPkT3Xd1G+t2Vt2ABed9AND 99X3dWbshmA2ARWp+Rj8Dho1x6PZM3kwILzY8VtODttSjtZxA978mnHFyY7ojrn9lyBw HlcrrlMFqyjIkBjPvGXrMFR0VUyDIExrt9HojB/UOcCvG+8cpYkwX9+eNp3gADC6BeEJ c6yQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel+bounces-12556-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-12556-linux.lists.archive=gmail.com@vger.kernel.org" Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id j18-20020a0cf512000000b0067efc398ea0si16413413qvm.161.2023.12.28.02.04.23 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Dec 2023 02:04:24 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-12556-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel+bounces-12556-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-12556-linux.lists.archive=gmail.com@vger.kernel.org" Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id BBB9D1C231A7 for ; Thu, 28 Dec 2023 10:04:23 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id AF2716ABD; Thu, 28 Dec 2023 10:04:14 +0000 (UTC) X-Original-To: linux-kernel@vger.kernel.org Received: from ex01.ufhost.com (ex01.ufhost.com [61.152.239.75]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7EC1A63C9; Thu, 28 Dec 2023 10:04:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=starfivetech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=starfivetech.com Received: from EXMBX165.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX165", Issuer "EXMBX165" (not verified)) by ex01.ufhost.com (Postfix) with ESMTP id C498324E386; Thu, 28 Dec 2023 18:04:01 +0800 (CST) Received: from EXMBX171.cuchost.com (172.16.6.91) by EXMBX165.cuchost.com (172.16.6.75) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Thu, 28 Dec 2023 18:04:01 +0800 Received: from [192.168.125.85] (183.27.97.107) by EXMBX171.cuchost.com (172.16.6.91) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Thu, 28 Dec 2023 18:04:00 +0800 Message-ID: Date: Thu, 28 Dec 2023 18:04:00 +0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v13 14/21] PCI: microchip: Add get_events() callback and add PLDA get_event() Content-Language: en-US To: Lorenzo Pieralisi CC: Conor Dooley , =?UTF-8?Q?Krzysztof_Wilczy=C5=84ski?= , Rob Herring , Bjorn Helgaas , Daire McNamara , "Emil Renner Berthing" , Krzysztof Kozlowski , , , , , Paul Walmsley , "Palmer Dabbelt" , Albert Ou , "Philipp Zabel" , Mason Huo , Leyfoon Tan , Kevin Xie References: <20231214072839.2367-1-minda.chen@starfivetech.com> <20231214072839.2367-15-minda.chen@starfivetech.com> From: Minda Chen In-Reply-To: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit X-ClientProxiedBy: EXCAS066.cuchost.com (172.16.6.26) To EXMBX171.cuchost.com (172.16.6.91) X-YovoleRuleAgent: yovoleflag On 2023/12/28 0:31, Lorenzo Pieralisi wrote: > On Thu, Dec 14, 2023 at 03:28:32PM +0800, Minda Chen wrote: >> PolarFire implements its own PCIe interrupts, additional to the regular >> PCIe interrupts, due to lack of an MSI controller, so the interrupt to >> event number mapping is different to the PLDA local interrupts, > > I am sorry I don't understand what you mean here. > > "its own PCIe interrupts" ? > > "regular PCIe interrupts" ? > > "PLDA local interrupts" ? > > Can you spell out what those are referring to please ? > > Thanks, > Lorenzo > "its own PCIe interrupts" ? PolarFire SoC PCIe implement 11 interrupt in their platform. (can be found in pcie-microchip-host.c:87) #define EVENT_PCIE_L2_EXIT 0 #define EVENT_PCIE_HOTRST_EXIT 1 #define EVENT_PCIE_DLUP_EXIT 2 #define EVENT_SEC_TX_RAM_SEC_ERR 3 #define EVENT_SEC_RX_RAM_SEC_ERR 4 #define EVENT_SEC_PCIE2AXI_RAM_SEC_ERR 5 #define EVENT_SEC_AXI2PCIE_RAM_SEC_ERR 6 #define EVENT_DED_TX_RAM_DED_ERR 7 #define EVENT_DED_RX_RAM_DED_ERR 8 #define EVENT_DED_PCIE2AXI_RAM_DED_ERR 9 #define EVENT_DED_AXI2PCIE_RAM_DED_ERR 10 "regular PCIe interrupts" ? "PLDA local interrupts" ? Actually they are the same. I will change this. PLDA interrupt register graph in this patch. >> necessitating a custom get_events() implementation. >> >> plda_get_events() adds interrupt register to PLDA local event num mapping >> codes except DMA engine interrupt events. The DMA engine interrupt events >> are implemented by vendors. >> >> Signed-off-by: Minda Chen >> Acked-by: Conor Dooley >> --- >> .../pci/controller/plda/pcie-microchip-host.c | 35 ++++++++++++++++++- >> drivers/pci/controller/plda/pcie-plda.h | 33 +++++++++++++++++ >> 2 files changed, 67 insertions(+), 1 deletion(-) >> >> diff --git a/drivers/pci/controller/plda/pcie-microchip-host.c b/drivers/pci/controller/plda/pcie-microchip-host.c >> index 00250781b11c..fd0d92c3d03f 100644 >> --- a/drivers/pci/controller/plda/pcie-microchip-host.c >> +++ b/drivers/pci/controller/plda/pcie-microchip-host.c >> @@ -627,6 +627,26 @@ static u32 mc_get_events(struct plda_pcie_rp *port) >> return events; >> } >> >> +static u32 plda_get_events(struct plda_pcie_rp *port) >> +{ >> + u32 events, val, origin; >> + >> + origin = readl_relaxed(port->bridge_addr + ISTATUS_LOCAL); >> + >> + /* Error events and doorbell events */ >> + events = (origin & ERROR_AND_DOORBELL_MASK) >> A_ATR_EVT_POST_ERR_SHIFT; >> + >> + /* INTx events */ >> + if (origin & PM_MSI_INT_INTX_MASK) >> + events |= BIT(EVENT_PM_MSI_INT_INTX); >> + >> + /* MSI event and sys events */ >> + val = (origin & SYS_AND_MSI_MASK) >> PM_MSI_INT_MSI_SHIFT; >> + events |= val << EVENT_PM_MSI_INT_MSI; >> + >> + return events; >> +} >> + >> static irqreturn_t mc_event_handler(int irq, void *dev_id) >> { >> struct plda_pcie_rp *port = dev_id; >> @@ -657,7 +677,7 @@ static void plda_handle_event(struct irq_desc *desc) >> >> chained_irq_enter(chip, desc); >> >> - events = mc_get_events(port); >> + events = port->event_ops->get_events(port); >> >> for_each_set_bit(bit, &events, port->num_events) >> generic_handle_domain_irq(port->event_domain, bit); >> @@ -751,6 +771,10 @@ static struct irq_chip mc_event_irq_chip = { >> .irq_unmask = mc_unmask_event_irq, >> }; >> >> +static const struct plda_event_ops plda_event_ops = { >> + .get_events = plda_get_events, >> +}; >> + >> static int plda_pcie_event_map(struct irq_domain *domain, unsigned int irq, >> irq_hw_number_t hwirq) >> { >> @@ -816,6 +840,10 @@ static int mc_request_event_irq(struct plda_pcie_rp *plda, int event_irq, >> 0, event_cause[event].sym, plda); >> } >> >> +static const struct plda_event_ops mc_event_ops = { >> + .get_events = mc_get_events, >> +}; >> + >> static const struct plda_event mc_event = { >> .request_event_irq = mc_request_event_irq, >> .intx_event = EVENT_LOCAL_PM_MSI_INT_INTX, >> @@ -932,6 +960,9 @@ static int plda_init_interrupts(struct platform_device *pdev, >> int i, intx_irq, msi_irq, event_irq; >> int ret; >> >> + if (!port->event_ops) >> + port->event_ops = &plda_event_ops; >> + >> ret = plda_pcie_init_irq_domains(port); >> if (ret) { >> dev_err(dev, "failed creating IRQ domains\n"); >> @@ -1008,6 +1039,8 @@ static int mc_platform_init(struct pci_config_window *cfg) >> if (ret) >> return ret; >> >> + port->plda.event_ops = &mc_event_ops; >> + >> /* Address translation is up; safe to enable interrupts */ >> ret = plda_init_interrupts(pdev, &port->plda, &mc_event); >> if (ret) >> diff --git a/drivers/pci/controller/plda/pcie-plda.h b/drivers/pci/controller/plda/pcie-plda.h >> index fba7343f9a96..dd8bc2750bfc 100644 >> --- a/drivers/pci/controller/plda/pcie-plda.h >> +++ b/drivers/pci/controller/plda/pcie-plda.h >> @@ -40,6 +40,7 @@ >> #define P_ATR_EVT_DISCARD_ERR_SHIFT 22 >> #define P_ATR_EVT_DOORBELL_MASK 0x00000000u >> #define P_ATR_EVT_DOORBELL_SHIFT 23 >> +#define ERROR_AND_DOORBELL_MASK GENMASK(23, 16) >> #define PM_MSI_INT_INTA_MASK 0x01000000u >> #define PM_MSI_INT_INTA_SHIFT 24 >> #define PM_MSI_INT_INTB_MASK 0x02000000u >> @@ -58,6 +59,7 @@ >> #define PM_MSI_INT_EVENTS_SHIFT 30 >> #define PM_MSI_INT_SYS_ERR_MASK 0x80000000u >> #define PM_MSI_INT_SYS_ERR_SHIFT 31 >> +#define SYS_AND_MSI_MASK GENMASK(31, 28) >> #define NUM_LOCAL_EVENTS 15 >> #define ISTATUS_LOCAL 0x184 >> #define IMASK_HOST 0x188 >> @@ -102,6 +104,36 @@ >> #define EVENT_PM_MSI_INT_SYS_ERR 12 >> #define NUM_PLDA_EVENTS 13 >> >> +/* >> + * PLDA local interrupt register >> + * >> + * 31 27 23 15 7 0 >> + * +--+--+--+-+------+-+-+-+-+-+-+-+-+-----------+-----------+ >> + * |12|11|10|9| intx |7|6|5|4|3|2|1|0| DMA error | DMA end | >> + * +--+--+--+-+------+-+-+-+-+-+-+-+-+-----------+-----------+ >> + * 0: AXI post error >> + * 1: AXI fetch error >> + * 2: AXI discard error >> + * 3: AXI doorbell >> + * 4: PCIe post error >> + * 5: PCIe fetch error >> + * 6: PCIe discard error >> + * 7: PCIe doorbell >> + * 8: 4 INTx interruts >> + * 9: MSI interrupt >> + * 10: AER event >> + * 11: PM/LTR/Hotplug >> + * 12: System error >> + * DMA error : reserved for vendor implement >> + * DMA end : reserved for vendor implement >> + */ "PLDA local interrupts" ? They are all the PLDA PCIe interrupts . >> + >> +struct plda_pcie_rp; >> + >> +struct plda_event_ops { >> + u32 (*get_events)(struct plda_pcie_rp *pcie); >> +}; >> + >> struct plda_msi { >> struct mutex lock; /* Protect used bitmap */ >> struct irq_domain *msi_domain; >> @@ -117,6 +149,7 @@ struct plda_pcie_rp { >> struct irq_domain *event_domain; >> raw_spinlock_t lock; >> struct plda_msi msi; >> + const struct plda_event_ops *event_ops; >> void __iomem *bridge_addr; >> int num_events; >> }; >> -- >> 2.17.1 >>