Received-SPF: pass (google.com: domain of linux-kernel+bounces-19780-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C
From: Michal Simek <michal.simek@amd.com>
To: <linux-kernel@vger.kernel.org>, <monstr@monstr.eu>,
	<michal.simek@xilinx.com>, <git@xilinx.com>
CC: Conor Dooley <conor+dt@kernel.org>, Krzysztof Kozlowski
	<krzysztof.kozlowski+dt@linaro.org>, Rob Herring <robh+dt@kernel.org>, "open
 list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
	<devicetree@vger.kernel.org>, "moderated list:ARM/ZYNQ ARCHITECTURE"
	<linux-arm-kernel@lists.infradead.org>
Subject: [PATCH 00/14] arm64: zynqmp: Some DT alignment
Date: Mon, 8 Jan 2024 16:39:11 +0100
Message-ID: <cover.1704728353.git.michal.simek@amd.com>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 8bit
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Jan 2024 15:39:30.3485
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 8b38bf96-7a2a-4516-baec-08dc10600144
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[SATLEXMB04.amd.com]
X-MS-Exchange-CrossTenant-AuthSource:
	BL6PEPF0001AB78.namprd02.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN9PR12MB5161

Hi,

I am sending couple of patches to update DTs for current ZynqMP boards.
All should be aligned with the latest DT binding and should also solve all
build issues reported by W=1.

Thanks,
Michal


Ilias Apalodimas (1):
  arm64: zynqmp: Add an OP-TEE node to the device tree

Michal Simek (9):
  arm64: xilinx: Move address/size-cells to proper locations
  arm64: zynqmp: Setup default si570 frequency to 156.25MHz
  arm64: zynqmp: Describe assigned-clocks for uarts
  arm64: zynqmp: Fix comment to be aligned with board name.
  arm64: zynqmp: Introduce u-boot options node with bootscr-address
  arm64: zynqmp: Remove incorrect comment from kv260s
  arm64: zynqmp: Rename i2c?-gpio to i2c?-gpio-grp
  arm64: zynqmp: Comment all smmu entries
  arm64: zynqmp: Align usb clock nodes with binding

Neal Frager (1):
  arm64: zynqmp: Add output-enable pins to SOMs

Srinivas Neeli (1):
  arm64: zynqmp: Add resets property for CAN nodes

Tejas Bhumkar (1):
  arm64: zynqmp: Disable Tri-state for MIO38 Pin

Thippeswamy Havalige (1):
  arm64: zynqmp: Update ECAM size to discover up to 256 buses

 .../arm64/boot/dts/xilinx/zynqmp-clk-ccf.dtsi | 16 ++-
 .../boot/dts/xilinx/zynqmp-sck-kv-g-revA.dtso | 36 ++++++-
 .../boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso | 37 ++++++-
 .../boot/dts/xilinx/zynqmp-sm-k26-revA.dts    |  6 ++
 .../boot/dts/xilinx/zynqmp-zc1232-revA.dts    |  2 +
 .../boot/dts/xilinx/zynqmp-zc1254-revA.dts    |  2 +
 .../dts/xilinx/zynqmp-zc1751-xm015-dc1.dts    |  6 +-
 .../dts/xilinx/zynqmp-zc1751-xm016-dc2.dts    | 10 +-
 .../dts/xilinx/zynqmp-zc1751-xm017-dc3.dts    |  2 +
 .../dts/xilinx/zynqmp-zc1751-xm018-dc4.dts    |  2 +
 .../dts/xilinx/zynqmp-zc1751-xm019-dc5.dts    |  4 +-
 .../boot/dts/xilinx/zynqmp-zcu100-revC.dts    |  4 +-
 .../boot/dts/xilinx/zynqmp-zcu102-revA.dts    | 12 ++-
 .../boot/dts/xilinx/zynqmp-zcu104-revA.dts    |  6 +-
 .../boot/dts/xilinx/zynqmp-zcu104-revC.dts    |  6 +-
 .../boot/dts/xilinx/zynqmp-zcu106-revA.dts    | 12 ++-
 .../boot/dts/xilinx/zynqmp-zcu111-revA.dts    | 10 +-
 .../boot/dts/xilinx/zynqmp-zcu1275-revA.dts   |  4 +-
 arch/arm64/boot/dts/xilinx/zynqmp.dtsi        | 97 ++++++++++---------
 19 files changed, 204 insertions(+), 70 deletions(-)

-- 
2.36.1