Received: by 2002:a05:7412:98c1:b0:fa:551:50a7 with SMTP id kc1csp1796795rdb; Mon, 8 Jan 2024 10:25:41 -0800 (PST) X-Google-Smtp-Source: AGHT+IH5kN5UUNOCAufpwSqz1x+MfP5qpk8m1i6PLUb83k2xt6tHM7N2Q5HjJl4gwl/byycCcbTR X-Received: by 2002:a17:902:6ac9:b0:1d4:614e:1ffe with SMTP id i9-20020a1709026ac900b001d4614e1ffemr1772227plt.65.1704738341509; Mon, 08 Jan 2024 10:25:41 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704738341; cv=none; d=google.com; s=arc-20160816; b=t3l/an1Bqlr91/H+nHzxvC5dRpj4hi13k8tvqdIRATLtX+f/+qNHb2xvp5fopNw63o rYkOdV6F9a0ImAkBbH8zUW2blxqrZgyFAnAYpmrxebzXOXYWukGR6jBGVzj6sR8JdNBv TaLGyTCHGTIWUaPKzOJgETeBlK56wU4RsdcRqfuSHWBECjbP1vHIaggrqEqTTfcyKrkE bQF93mQ5gElUIX/DfJNHGadv45XcMfWxiaeBRVKchg52DmQPbwwF3Mxe++LxUfHnw2Dz VgQX2xnatW+7G17dBJOLBwIpupaxzQO4YCGScIZ3esOqOwYSyUDagA2Zce+HKDg/95ew Wp8w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id:dkim-signature; bh=HyXTlmvtDo3WqCRwGTm9OuvoIEcEoxnphYOGsydg4D8=; fh=FcFo2pZ+23GERFW9UrVPyVoiUdUDXLAl2yf3BsJmYZU=; b=xx+KTNzg3PFfQxomYshDJ6Nj/hAjpSkwfMzW3QDpm35CJl5MOjR5nv1LrXHQuzWjl+ 9Ds6VPDVeSsF0O5OAMQqpdbo81onFDUUUWDN7u/5oql127o0Aym9ox61fFAR4UCieUEk r0L4iM3gobXB+2DNiO0ziJprYaVX7/wRcOIf57raCQ9UyCzC4YGsS8VbaMY6U+nWLUOK PpVkVAOGIN5jnBM60etxmkZ8Ksl9BaBGz64QXNNHXCf0sBDt4aa+Yf1ef55S3cNCPOJQ MEHlR0EPrfJPLd+kCSJENXo/WMM1+cclVlTagHrBCpfTWIl3wSfS9id2FKu7CnfZfZzQ gDZA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=YXfoH4B+; spf=pass (google.com: domain of linux-kernel+bounces-19957-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-19957-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id d9-20020a170902cec900b001d4ae6befd1si232686plg.269.2024.01.08.10.25.41 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Jan 2024 10:25:41 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-19957-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=YXfoH4B+; spf=pass (google.com: domain of linux-kernel+bounces-19957-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-19957-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 24268284473 for ; Mon, 8 Jan 2024 18:25:41 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id EF65954BE0; Mon, 8 Jan 2024 18:25:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="YXfoH4B+" X-Original-To: linux-kernel@vger.kernel.org Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 62CE754BCE; Mon, 8 Jan 2024 18:25:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 408GdE7P021198; Mon, 8 Jan 2024 18:24:51 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s= qcppdkim1; bh=HyXTlmvtDo3WqCRwGTm9OuvoIEcEoxnphYOGsydg4D8=; b=YX foH4B+lHPhV5R5DTKHypxcNBpzMo3p3RL+9yFRfyMJGh0tak1IcJb4qyCY8+DetC NkmTsIRDvNtE67/brU0GJauU7SHCrzGhbIz1UcHpconIMjcq2NKund9n4VCCwBsM 1qRqimBl96UjwNqdlojoI59vsjavTkOMHQLFtWB67gOjkp21G6v2sEGJa6qhjRhV CSpRnyChqpoSmUfMBkhRD+myL5Q5/2NrBIBWbEox7cf84dWVpaZX54fPyZO1zqTj is5FpbM8+QkK/CRKENIM8Y3iVzar9WEZAYyxqMo/jsNQGYFmuh5VtNESqvRfsPIK AVMC+VvtMzYqsxt8X8og== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3vgbuj9gx7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 08 Jan 2024 18:24:51 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 408IOnUJ017464 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 8 Jan 2024 18:24:49 GMT Received: from [10.110.0.29] (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Mon, 8 Jan 2024 10:24:47 -0800 Message-ID: <37575b84-9f60-4a9e-a8ac-c8039c4fddfd@quicinc.com> Date: Mon, 8 Jan 2024 10:24:45 -0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 2/4] drm/panel: Add driver for BOE TH101MB31IG002-28A panel Content-Language: en-US To: Manuel Traut , Neil Armstrong , Sam Ravnborg , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Daniel Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Sandy Huang , Mark Yao , Diederik de Haas , Segfault , Arnaud Ferraris , Danct12 , Ondrej Jirman CC: , , , , References: <20240102-pinetab2-v3-0-cb1aa69f8c30@mecka.net> <20240102-pinetab2-v3-2-cb1aa69f8c30@mecka.net> From: Jessica Zhang In-Reply-To: <20240102-pinetab2-v3-2-cb1aa69f8c30@mecka.net> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: SxDgwzrEtoO-lXtk-yvfFkdKnYIV_plY X-Proofpoint-ORIG-GUID: SxDgwzrEtoO-lXtk-yvfFkdKnYIV_plY X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-12-09_01,2023-12-07_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1011 suspectscore=0 bulkscore=0 phishscore=0 adultscore=0 priorityscore=1501 mlxscore=0 mlxlogscore=999 lowpriorityscore=0 malwarescore=0 impostorscore=0 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2311290000 definitions=main-2401080154 On 1/2/2024 8:15 AM, Manuel Traut wrote: > From: Alexander Warnecke > > The BOE TH101MB31IG002-28A panel is a WXGA panel. > It is used in Pine64 PineTab2 and PineTab-V. > > Signed-off-by: Alexander Warnecke > Signed-off-by: Manuel Traut > --- > drivers/gpu/drm/panel/Kconfig | 11 + > drivers/gpu/drm/panel/Makefile | 1 + > .../gpu/drm/panel/panel-boe-th101mb31ig002-28a.c | 322 +++++++++++++++++++++ > 3 files changed, 334 insertions(+) > > diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig > index 99e14dc212ec..927ddd10e688 100644 > --- a/drivers/gpu/drm/panel/Kconfig > +++ b/drivers/gpu/drm/panel/Kconfig > @@ -67,6 +67,17 @@ config DRM_PANEL_BOE_HIMAX8279D > 24 bit RGB per pixel. It provides a MIPI DSI interface to > the host and has a built-in LED backlight. > > +config DRM_PANEL_BOE_TH101MB31UIG002_28A > + tristate "Boe TH101MB31UIG002-28A panel" > + depends on OF > + depends on DRM_MIPI_DSI > + depends on BACKLIGHT_CLASS_DEVICE > + help > + Say Y here if you want to enable support for Boe > + TH101MB31UIG002-28A TFT-LCD modules. The panel has a 800x1280 > + resolution and uses 24 bit RGB per pixel. It provides a MIPI DSI > + interface to the host and has a built-in LED backlight. > + > config DRM_PANEL_BOE_TV101WUM_NL6 > tristate "BOE TV101WUM and AUO KD101N80 45NA 1200x1920 panel" > depends on OF > diff --git a/drivers/gpu/drm/panel/Makefile b/drivers/gpu/drm/panel/Makefile > index d10c3de51c6d..dd6e1ac9d0a2 100644 > --- a/drivers/gpu/drm/panel/Makefile > +++ b/drivers/gpu/drm/panel/Makefile > @@ -5,6 +5,7 @@ obj-$(CONFIG_DRM_PANEL_ASUS_Z00T_TM5P5_NT35596) += panel-asus-z00t-tm5p5-n35596. > obj-$(CONFIG_DRM_PANEL_AUO_A030JTN01) += panel-auo-a030jtn01.o > obj-$(CONFIG_DRM_PANEL_BOE_BF060Y8M_AJ0) += panel-boe-bf060y8m-aj0.o > obj-$(CONFIG_DRM_PANEL_BOE_HIMAX8279D) += panel-boe-himax8279d.o > +obj-$(CONFIG_DRM_PANEL_BOE_TH101MB31UIG002_28A) += panel-boe-th101mb31ig002-28a.o > obj-$(CONFIG_DRM_PANEL_BOE_TV101WUM_NL6) += panel-boe-tv101wum-nl6.o > obj-$(CONFIG_DRM_PANEL_DSI_CM) += panel-dsi-cm.o > obj-$(CONFIG_DRM_PANEL_LVDS) += panel-lvds.o > diff --git a/drivers/gpu/drm/panel/panel-boe-th101mb31ig002-28a.c b/drivers/gpu/drm/panel/panel-boe-th101mb31ig002-28a.c > new file mode 100644 > index 000000000000..763e9f8342d3 > --- /dev/null > +++ b/drivers/gpu/drm/panel/panel-boe-th101mb31ig002-28a.c > @@ -0,0 +1,322 @@ > +// SPDX-License-Identifier: GPL-2.0-only > +/* > + * Copyright (c) 2023 Alexander Warnecke > + * Copyright (c) 2023 Manuel Traut > + * Copyright (c) 2023 Dang Huynh > + */ > + > +#include > +#include > +#include > +#include > +#include > +#include > + > +#include > +#include > +#include > +#include > + > +struct boe_th101mb31ig002 { > + struct drm_panel panel; > + > + struct mipi_dsi_device *dsi; > + > + struct regulator *power; > + struct gpio_desc *enable; > + struct gpio_desc *reset; > + > + enum drm_panel_orientation orientation; > +}; > + > +static void boe_th101mb31ig002_reset(struct boe_th101mb31ig002 *ctx) > +{ > + gpiod_direction_output(ctx->reset, 0); > + usleep_range(10, 100); > + gpiod_direction_output(ctx->reset, 1); > + usleep_range(10, 100); > + gpiod_direction_output(ctx->reset, 0); > + usleep_range(5000, 6000); > +} > + > +static int boe_th101mb31ig002_enable(struct drm_panel *panel) > +{ > + struct boe_th101mb31ig002 *ctx = container_of(panel, > + struct boe_th101mb31ig002, > + panel); > + struct mipi_dsi_device *dsi = ctx->dsi; > + struct device *dev = &dsi->dev; > + int ret; > + > + mipi_dsi_dcs_write_seq(dsi, 0xE0, 0xAB, 0xBA); > + mipi_dsi_dcs_write_seq(dsi, 0xE1, 0xBA, 0xAB); > + mipi_dsi_dcs_write_seq(dsi, 0xB1, 0x10, 0x01, 0x47, 0xFF); > + mipi_dsi_dcs_write_seq(dsi, 0xB2, 0x0C, 0x14, 0x04, 0x50, 0x50, 0x14); > + mipi_dsi_dcs_write_seq(dsi, 0xB3, 0x56, 0x53, 0x00); > + mipi_dsi_dcs_write_seq(dsi, 0xB4, 0x33, 0x30, 0x04); > + mipi_dsi_dcs_write_seq(dsi, 0xB6, 0xB0, 0x00, 0x00, 0x10, 0x00, 0x10, > + 0x00); > + mipi_dsi_dcs_write_seq(dsi, 0xB8, 0x05, 0x12, 0x29, 0x49, 0x48, 0x00, > + 0x00); > + mipi_dsi_dcs_write_seq(dsi, 0xB9, 0x7C, 0x65, 0x55, 0x49, 0x46, 0x36, > + 0x3B, 0x24, 0x3D, 0x3C, 0x3D, 0x5C, 0x4C, > + 0x55, 0x47, 0x46, 0x39, 0x26, 0x06, 0x7C, > + 0x65, 0x55, 0x49, 0x46, 0x36, 0x3B, 0x24, > + 0x3D, 0x3C, 0x3D, 0x5C, 0x4C, 0x55, 0x47, > + 0x46, 0x39, 0x26, 0x06); > + mipi_dsi_dcs_write_seq(dsi, 0x00, 0xFF, 0x87, 0x12, 0x34, 0x44, 0x44, > + 0x44, 0x44, 0x98, 0x04, 0x98, 0x04, 0x0F, > + 0x00, 0x00, 0xC1); Hi Manuel, (I'm assuming the `0x00` here is not MIPI_DCS_NOP) Reviewed-by: Jessica Zhang Thanks, Jessica Zhang > + mipi_dsi_dcs_write_seq(dsi, 0xC1, 0x54, 0x94, 0x02, 0x85, 0x9F, 0x00, > + 0x7F, 0x00, 0x54, 0x00); > + mipi_dsi_dcs_write_seq(dsi, 0xC2, 0x17, 0x09, 0x08, 0x89, 0x08, 0x11, > + 0x22, 0x20, 0x44, 0xFF, 0x18, 0x00); > + mipi_dsi_dcs_write_seq(dsi, 0xC3, 0x86, 0x46, 0x05, 0x05, 0x1C, 0x1C, > + 0x1D, 0x1D, 0x02, 0x1F, 0x1F, 0x1E, 0x1E, > + 0x0F, 0x0F, 0x0D, 0x0D, 0x13, 0x13, 0x11, > + 0x11, 0x00); > + mipi_dsi_dcs_write_seq(dsi, 0xC4, 0x07, 0x07, 0x04, 0x04, 0x1C, 0x1C, > + 0x1D, 0x1D, 0x02, 0x1F, 0x1F, 0x1E, 0x1E, > + 0x0E, 0x0E, 0x0C, 0x0C, 0x12, 0x12, 0x10, > + 0x10, 0x00); > + mipi_dsi_dcs_write_seq(dsi, 0xC6, 0x2A, 0x2A); > + mipi_dsi_dcs_write_seq(dsi, 0xC8, 0x21, 0x00, 0x31, 0x42, 0x34, 0x16); > + mipi_dsi_dcs_write_seq(dsi, 0xCA, 0xCB, 0x43); > + mipi_dsi_dcs_write_seq(dsi, 0xCD, 0x0E, 0x4B, 0x4B, 0x20, 0x19, 0x6B, > + 0x06, 0xB3); > + mipi_dsi_dcs_write_seq(dsi, 0xD2, 0xE3, 0x2B, 0x38, 0x00); > + mipi_dsi_dcs_write_seq(dsi, 0xD4, 0x00, 0x01, 0x00, 0x0E, 0x04, 0x44, > + 0x08, 0x10, 0x00, 0x00, 0x00); > + mipi_dsi_dcs_write_seq(dsi, 0xE6, 0x80, 0x01, 0xFF, 0xFF, 0xFF, 0xFF, > + 0xFF, 0xFF); > + mipi_dsi_dcs_write_seq(dsi, 0xF0, 0x12, 0x03, 0x20, 0x00, 0xFF); > + mipi_dsi_dcs_write_seq(dsi, 0xF3, 0x00); > + > + ret = mipi_dsi_dcs_exit_sleep_mode(dsi); > + if (ret < 0) { > + dev_err(dev, "Failed to exit sleep mode: %d\n", ret); > + return ret; > + } > + > + msleep(120); > + > + ret = mipi_dsi_dcs_set_display_on(dsi); > + if (ret < 0) { > + dev_err(dev, "Failed to set panel on: %d\n", ret); > + return ret; > + } > + > + return 0; > +} > + > +static int boe_th101mb31ig002_disable(struct drm_panel *panel) > +{ > + struct boe_th101mb31ig002 *ctx = container_of(panel, > + struct boe_th101mb31ig002, > + panel); > + struct mipi_dsi_device *dsi = ctx->dsi; > + struct device *dev = &dsi->dev; > + int ret; > + > + ret = mipi_dsi_dcs_set_display_off(dsi); > + if (ret < 0) > + dev_err(dev, "Failed to set panel off: %d\n", ret); > + > + msleep(120); > + > + ret = mipi_dsi_dcs_enter_sleep_mode(dsi); > + if (ret < 0) > + dev_err(dev, "Failed to enter sleep mode: %d\n", ret); > + > + return 0; > +} > + > +static int boe_th101mb31ig002_unprepare(struct drm_panel *panel) > +{ > + struct boe_th101mb31ig002 *ctx = container_of(panel, > + struct boe_th101mb31ig002, > + panel); > + > + gpiod_set_value_cansleep(ctx->reset, 1); > + gpiod_set_value_cansleep(ctx->enable, 0); > + regulator_disable(ctx->power); > + > + return 0; > +} > + > +static int boe_th101mb31ig002_prepare(struct drm_panel *panel) > +{ > + struct boe_th101mb31ig002 *ctx = container_of(panel, > + struct boe_th101mb31ig002, > + panel); > + struct device *dev = &ctx->dsi->dev; > + int ret; > + > + ret = regulator_enable(ctx->power); > + if (ret) { > + dev_err(dev, "Failed to enable power supply: %d\n", ret); > + return ret; > + } > + > + gpiod_set_value_cansleep(ctx->enable, 1); > + msleep(50); > + boe_th101mb31ig002_reset(ctx); > + boe_th101mb31ig002_enable(panel); > + > + return 0; > +} > + > +static const struct drm_display_mode boe_th101mb31ig002_default_mode = { > + .clock = 73500, > + .hdisplay = 800, > + .hsync_start = 800 + 64, > + .hsync_end = 800 + 64 + 16, > + .htotal = 800 + 64 + 16 + 64, > + .vdisplay = 1280, > + .vsync_start = 1280 + 2, > + .vsync_end = 1280 + 2 + 4, > + .vtotal = 1280 + 2 + 4 + 12, > + .width_mm = 135, > + .height_mm = 216, > + .type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED, > +}; > + > +static int boe_th101mb31ig002_get_modes(struct drm_panel *panel, > + struct drm_connector *connector) > +{ > + struct boe_th101mb31ig002 *ctx = container_of(panel, > + struct boe_th101mb31ig002, > + panel); > + struct drm_display_mode *mode; > + > + mode = drm_mode_duplicate(connector->dev, > + &boe_th101mb31ig002_default_mode); > + if (!mode) { > + dev_err(panel->dev, "Failed to add mode %ux%u@%u\n", > + boe_th101mb31ig002_default_mode.hdisplay, > + boe_th101mb31ig002_default_mode.vdisplay, > + drm_mode_vrefresh(&boe_th101mb31ig002_default_mode)); > + return -ENOMEM; > + } > + > + drm_mode_set_name(mode); > + > + connector->display_info.bpc = 8; > + connector->display_info.width_mm = mode->width_mm; > + connector->display_info.height_mm = mode->height_mm; > + > + /* > + * TODO: Remove once all drm drivers call > + * drm_connector_set_orientation_from_panel() > + */ > + drm_connector_set_panel_orientation(connector, ctx->orientation); > + > + drm_mode_probed_add(connector, mode); > + > + return 1; > +} > + > +static enum drm_panel_orientation > +boe_th101mb31ig002_get_orientation(struct drm_panel *panel) > +{ > + struct boe_th101mb31ig002 *ctx = container_of(panel, > + struct boe_th101mb31ig002, > + panel); > + > + return ctx->orientation; > +} > + > +static const struct drm_panel_funcs boe_th101mb31ig002_funcs = { > + .prepare = boe_th101mb31ig002_prepare, > + .unprepare = boe_th101mb31ig002_unprepare, > + .disable = boe_th101mb31ig002_disable, > + .get_modes = boe_th101mb31ig002_get_modes, > + .get_orientation = boe_th101mb31ig002_get_orientation, > +}; > + > +static int boe_th101mb31ig002_dsi_probe(struct mipi_dsi_device *dsi) > +{ > + struct boe_th101mb31ig002 *ctx; > + int ret; > + > + ctx = devm_kzalloc(&dsi->dev, sizeof(*ctx), GFP_KERNEL); > + if (!ctx) > + return -ENOMEM; > + > + mipi_dsi_set_drvdata(dsi, ctx); > + ctx->dsi = dsi; > + > + dsi->lanes = 4; > + dsi->format = MIPI_DSI_FMT_RGB888; > + dsi->mode_flags = MIPI_DSI_MODE_VIDEO_BURST | > + MIPI_DSI_MODE_NO_EOT_PACKET | > + MIPI_DSI_MODE_LPM; > + > + ctx->power = devm_regulator_get(&dsi->dev, "power"); > + if (IS_ERR(ctx->power)) > + return dev_err_probe(&dsi->dev, PTR_ERR(ctx->power), > + "Failed to get power regulator\n"); > + > + ctx->enable = devm_gpiod_get(&dsi->dev, "enable", GPIOD_OUT_LOW); > + if (IS_ERR(ctx->enable)) > + return dev_err_probe(&dsi->dev, PTR_ERR(ctx->enable), > + "Failed to get enable GPIO\n"); > + > + ctx->reset = devm_gpiod_get(&dsi->dev, "reset", GPIOD_OUT_HIGH); > + if (IS_ERR(ctx->reset)) > + return dev_err_probe(&dsi->dev, PTR_ERR(ctx->reset), > + "Failed to get reset GPIO\n"); > + > + ret = of_drm_get_panel_orientation(dsi->dev.of_node, > + &ctx->orientation); > + if (ret) > + return dev_err_probe(&dsi->dev, ret, > + "Failed to get orientation\n"); > + > + drm_panel_init(&ctx->panel, &dsi->dev, &boe_th101mb31ig002_funcs, > + DRM_MODE_CONNECTOR_DSI); > + > + ret = drm_panel_of_backlight(&ctx->panel); > + if (ret) > + return ret; > + > + drm_panel_add(&ctx->panel); > + > + ret = mipi_dsi_attach(dsi); > + if (ret < 0) { > + dev_err_probe(&dsi->dev, ret, > + "Failed to attach panel to DSI host\n"); > + drm_panel_remove(&ctx->panel); > + return ret; > + } > + > + return 0; > +} > + > +static void boe_th101mb31ig002_dsi_remove(struct mipi_dsi_device *dsi) > +{ > + struct boe_th101mb31ig002 *ctx = mipi_dsi_get_drvdata(dsi); > + > + mipi_dsi_detach(dsi); > + drm_panel_remove(&ctx->panel); > +} > + > +static const struct of_device_id boe_th101mb31ig002_of_match[] = { > + { .compatible = "boe,th101mb31ig002-28a", }, > + { /* sentinel */ } > +}; > +MODULE_DEVICE_TABLE(of, boe_th101mb31ig002_of_match); > + > +static struct mipi_dsi_driver boe_th101mb31ig002_driver = { > + .driver = { > + .name = "boe-th101mb31ig002-28a", > + .of_match_table = boe_th101mb31ig002_of_match, > + }, > + .probe = boe_th101mb31ig002_dsi_probe, > + .remove = boe_th101mb31ig002_dsi_remove, > +}; > +module_mipi_dsi_driver(boe_th101mb31ig002_driver); > + > +MODULE_AUTHOR("Alexander Warnecke "); > +MODULE_DESCRIPTION("BOE TH101MB31IG002-28A MIPI-DSI LCD panel"); > +MODULE_LICENSE("GPL"); > > -- > 2.43.0 >