Received: by 2002:a05:7412:e794:b0:fa:551:50a7 with SMTP id o20csp1016131rdd; Wed, 10 Jan 2024 06:22:04 -0800 (PST) X-Google-Smtp-Source: AGHT+IGv2Vznp49lKjBYCxXLljdPz4ncQtF3rT1GI+mx02XjSdKw3XDwK7Fq7WCuWqOtbPPANrpa X-Received: by 2002:a05:6a20:a110:b0:19a:25d9:266 with SMTP id q16-20020a056a20a11000b0019a25d90266mr634489pzk.26.1704896523913; Wed, 10 Jan 2024 06:22:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1704896523; cv=none; d=google.com; s=arc-20160816; b=hHeMQXMOeBxRE8I//5fxhNLB2U2tr3wORdU0pkO+kBelh6ozMO3/tJ+vVS7lPTKTvA svndrEqMnDt7nQlSmo04hyLOjCMol4MKmkAMOyCjY2tqKsSk7tAUVcfMramr5fs/zmNK TVwDw7uba2DrmoapYtlMAJiphG0VG/VF5UK4xH4oJ+BJIsNy+4tFzwoeoygP5ZNm8yVO 0FM/DpR/hNHYtpafJ5RP+z9wW/ASlRss806fIac7nU2OfJLTke/uFFVvgp0d4k+Cd/O5 10GDuZjX2pInxp1KZ9UjJ+iGwDiMizmg1aX6gSS2wzYD/v7XpEkgaRmnHskUsLOH1HG0 tJ/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:list-unsubscribe:list-subscribe :list-id:precedence; bh=Y76oX6QBn8qfBuvGxIul5sp+k3OyoCGGyF/zRteSiGA=; fh=p65ykBN5vGJdoOxmzmhzQtq5UyMmnu3QDZcDzR7wvXA=; b=v89hq8u7taOOm8kEvXRXJlj8XpkYUm+Leg3HhtlQPFTFHp/0iD1Pmb2uScyhugul9a jLZATCl4geuyBivXYA4G94XvW/RXDdKzgg1qjHUUy+nPPQ8hdU3KGJAOXMXwJecxwvfW HcVg8DQE7CMGYjDigGvXSdcebwoLVHfAVipM2zvCQqWqfe6diwA875VH/lixCMePF2dU yUc+DOHy2kI7Ak8tRINtcYhp0N6U1u9Yopq86UJEVeBHoug5oht2ynraPlnCaLmEFZEj czYjel/tbW6CRHfN12cbnuCxV6OhOyyxViRvFeJQ7EX6uW2Roak6bl8GPr6wpgZ4QRio 0uOQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel+bounces-22346-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-22346-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id bj10-20020a170902850a00b001cc23d2bb92si3623652plb.650.2024.01.10.06.22.03 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jan 2024 06:22:03 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-22346-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel+bounces-22346-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-22346-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id BB791282418 for ; Wed, 10 Jan 2024 14:21:42 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 75A984A9AD; Wed, 10 Jan 2024 14:21:34 +0000 (UTC) Received: from mail-ot1-f45.google.com (mail-ot1-f45.google.com [209.85.210.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AA4F04A997; Wed, 10 Jan 2024 14:21:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-ot1-f45.google.com with SMTP id 46e09a7af769-6ddf73f0799so131457a34.1; Wed, 10 Jan 2024 06:21:32 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704896491; x=1705501291; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Y76oX6QBn8qfBuvGxIul5sp+k3OyoCGGyF/zRteSiGA=; b=JgZxkNSyrNrrndLxRE9a8Uus5UoOqEpMGV66TGGFVO2Xax1W6e7MqZNvbT4CK7vVc4 YZwHGrptuQcfxvnUhmfY3+vdjDsBpXUnXyS/UD+gnta88O6Gsv5Lh16eIncbv1TludEJ oY+iwiqLkMVJZwkUyF/URL+E5RdMiHp38vL16l+y05xt9pjVJEtF/oF4YMpKaqdVIc4k owNyig6VmyThMHgHWqQxEkCm1VxMLNosT2RviE8maBYDz024QMp2q6yvf3PLL8TV44NP 5WX32cGyrdQTeCC7i6YR+5RXl0ZY36zjD/yFdwnuuwxOmyu0VKMJiNmvWzn14WhKrJc7 L1pw== X-Gm-Message-State: AOJu0Ywuu9NH9uLUEMJyZSqz61Sqvc/EXgZdPmf7MO0O7AzcD9MHqZuc aV+cpCEYbb8Hx2NttMbO8K5gheND7QcCLw6KHg0= X-Received: by 2002:a05:6820:2e02:b0:598:9a35:71f1 with SMTP id ec2-20020a0568202e0200b005989a3571f1mr1505094oob.0.1704896491715; Wed, 10 Jan 2024 06:21:31 -0800 (PST) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 References: <20240109175844.448006-1-e.velu@criteo.com> In-Reply-To: <20240109175844.448006-1-e.velu@criteo.com> From: "Rafael J. Wysocki" Date: Wed, 10 Jan 2024 15:21:20 +0100 Message-ID: Subject: Re: [PATCH 2/2] cpufreq/amd-pstate: Adding Zen4 support in introduction To: Erwan Velu Cc: Erwan Velu , Huang Rui , "Rafael J. Wysocki" , Viresh Kumar , linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable On Tue, Jan 9, 2024 at 6:58=E2=80=AFPM Erwan Velu = wrote: > > amd-pstate is implemented on Zen4, adding this architecture in the > introduction. > > Signed-off-by: Erwan Velu > --- > drivers/cpufreq/amd-pstate.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/cpufreq/amd-pstate.c b/drivers/cpufreq/amd-pstate.c > index 1f6186475715..9a8d083f6ba5 100644 > --- a/drivers/cpufreq/amd-pstate.c > +++ b/drivers/cpufreq/amd-pstate.c > @@ -14,7 +14,7 @@ > * communicate the performance hints to hardware. > * > * AMD P-State is supported on recent AMD Zen base CPU series include so= me of > - * Zen2 and Zen3 processors. _CPC needs to be present in the ACPI tables= of AMD > + * Zen2, Zen3 and Zen4 processors. _CPC needs to be present in the ACPI = tables of AMD IMO, it would be really nice to avoid extending this line so much, but this is up to the AMD people. Also, while you are at it, "include" in the first sentence should be "including" and a new paragraph after "processors." would make this comment easier to follow from the logical standpoint, because the first sentence is about the supported platforms and the second one is about additional requirements (ie. something else). > * P-State supported system. And there are two types of hardware impleme= ntations > * for AMD P-State: 1) Full MSR Solution and 2) Shared Memory Solution. > * X86_FEATURE_CPPC CPU feature flag is used to distinguish the differen= t types. > --