Received-SPF: pass (google.com: domain of linux-kernel+bounces-22536-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
From: Rob Herring <robh@kernel.org>
Subject: [PATCH 0/2] arm64: Cortex-A510 erratum 3117295 workaround
Date: Wed, 10 Jan 2024 11:29:19 -0600
Message-Id: <20240110-arm-errata-a510-v1-0-d02bc51aeeee@kernel.org>
Precedence: bulk
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
To: Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>
Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org

This short series enables the existing speculative unprivileged load 
workaround from Cortex-A520 on Cortex-A510 cores which are also affected 
by the erratum. The erratum number is 3117295 and details are available 
in the SDEN[1]. 

Rob

[1] https://developer.arm.com/documentation/SDEN1873361/latest/

Signed-off-by: Rob Herring <robh@kernel.org>
---
Rob Herring (2):
      arm64: Rename ARM64_WORKAROUND_2966298
      arm64: errata: Add Cortex-A510 speculative unprivileged load workaround

 Documentation/arch/arm64/silicon-errata.rst |  2 ++
 arch/arm64/Kconfig                          | 18 ++++++++++++++++++
 arch/arm64/kernel/cpu_errata.c              | 21 +++++++++++++++++----
 arch/arm64/kernel/entry.S                   |  2 +-
 arch/arm64/tools/cpucaps                    |  2 +-
 5 files changed, 39 insertions(+), 6 deletions(-)
---
base-commit: b85ea95d086471afb4ad062012a4d73cd328fa86
change-id: 20240110-arm-errata-a510-23cc219ec1e0

Best regards,
-- 
Rob Herring <robh@kernel.org>