Received-SPF: pass (google.com: domain of linux-kernel+bounces-22984-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1;
From: Changhuang Liang <changhuang.liang@starfivetech.com>
To: Thomas Gleixner <tglx@linutronix.de>,
	Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Philipp Zabel <p.zabel@pengutronix.de>
Cc: Ley Foon Tan <leyfoon.tan@starfivetech.com>,
	Jack Zhu <jack.zhu@starfivetech.com>,
	Changhuang Liang <changhuang.liang@starfivetech.com>,
	linux-kernel@vger.kernel.org,
	devicetree@vger.kernel.org
Subject: [PATCH v1 1/2] dt-bindings: interrupt-controller: Add starfive,jh8100-intc
Date: Wed, 10 Jan 2024 18:32:00 -0800
Message-Id: <20240111023201.6187-2-changhuang.liang@starfivetech.com>
In-Reply-To: <20240111023201.6187-1-changhuang.liang@starfivetech.com>
References: <20240111023201.6187-1-changhuang.liang@starfivetech.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?YrAKd8cxSSfCYFVhrcCInpv0lFfRbrlz6p15IOiOJZvrukXjyZhLqjGimpZg?=
 =?us-ascii?Q?ngo6wBA9GPcZfJfHOCh2BfBYCSQq5UUcPR3kvIWiBgeqO3OifOisYyo/3tTK?=
 =?us-ascii?Q?O8uX5eRcky006nzRLZi9ryEqpEj0spiQfTRWpkBqpd5wlz5aXzE5AFrNehLQ?=
 =?us-ascii?Q?uKkMUD98cZmR9nVPVg5X/3u6kAxBmKXpjc8/O4v0H885kMElmwzWuf6WE6DZ?=
 =?us-ascii?Q?MWpkuKTu3A7p6JDLat6jOm3ZflXZshJTUyzz24YcPvQY3h+FirjWNsDmFmxW?=
 =?us-ascii?Q?1qkG6++20qn25r52JIiq0ZTeWWLkDyK3InE5uffD3rvHd0xzqxDoNiGbl6RV?=
 =?us-ascii?Q?m2V+wstNQkMobcdR5/K+Rd7dlLjln/O3X7ZsxgLsGCg/lehjzMiPfAmhAr5x?=
 =?us-ascii?Q?/Hm3aaLhA2S7K8RYAFdquIyouSHzR3iVr58jsPj/IOQXdpyPCjaLSPrSwTPB?=
 =?us-ascii?Q?gcCymwRIgf5Ah5qtNqcxcVlfO9LIHqC13KnYPuzK3qtzyJ37++qn0z+5FEtC?=
 =?us-ascii?Q?9kJ+P5Gr8yCmNGcubFoY1OJgGW1EKMjfBuU08kXTSHRM00DjpV0lM7S5JrEv?=
 =?us-ascii?Q?bV3sUxWaNjRwoBibtedmnuOrF9fOc3/vm3XKVTPodrhm6TDmGZJRrj6Hy6ye?=
 =?us-ascii?Q?hOMEtMtG/xg3Ck3loigywUs6IAjUF9Bn4U1LL0YKpiE26aE77OhOzpN/KfUa?=
 =?us-ascii?Q?Kv0pWJAGwRzEkesWajr3zt9on/K5Fews2T9tZD0fecYPyk3BvDUMIaYgyOYq?=
 =?us-ascii?Q?g4V2HpRAjPUHE5LdG+qczU/Nwjy7wIwVWkdCcyiCBPyOIS9QGeZfDj/7UhdA?=
 =?us-ascii?Q?JvpQowZqWur8BGMJGFnb9fG7unpJGx/xN50HrovS1LYWwiJ/j0zq2i6qh7H/?=
 =?us-ascii?Q?R3xuc57OWo57S1daQfADfScLzmwd9MUY38eTIrFatq4sSiUcdernayS1JpNr?=
 =?us-ascii?Q?RKwhyd4Csq1Kh87+H8UZpYZZbTwDbf7rkPKhsT9JooFw03j8L1UYO2k3q+qY?=
 =?us-ascii?Q?urVaw+ov8kV0Eqdv04j/QqeP9xqJYOCPNYcAY1X0m7RpTNP7kp9YNMCMnZTh?=
 =?us-ascii?Q?sGF2X0qsDuK3euPLOXh5nR+02MY4ypEBDoP+qHFx9I9vKrEiVVjYYlwPHWlW?=
 =?us-ascii?Q?EUKlqXXK3MGxzJDZhdwjxTw5fuW84sXEpGlu487LauVsWtuQGy3NLaL6Pf3m?=
 =?us-ascii?Q?t0m7m2CmCNE+o3+d0OKMiScauKs2gljj5wPGwFXWPwa5HESij5nYEPDyIusr?=
 =?us-ascii?Q?Djlxgs3SaC82iTIWbStB9Wb5vmkyPnk68p5XJ2rXDC5OqI94Uj+iNL+zEdNv?=
 =?us-ascii?Q?TRvazETbq/HaBtjV5uAlUP40UDq2m6FfVaK+diWc+DbnaxLYBEooZb7mimpv?=
 =?us-ascii?Q?3tC0xCkwg70WZVrXrCTow/pzWRwjiD/ZBVrirJfO+5UX4J70lT0KrAxsK7MN?=
 =?us-ascii?Q?/IT7EbEcfcAar1M/m5H4XL/N+PafdkBM4nuaIzWOtPnsr0EBXX6mQi5Jz0no?=
 =?us-ascii?Q?iGYkLUbuquc1j411yYBgOkEGR+W1rHNuTGHjQeoYqprK4+FR6z2qY6XCx/pO?=
 =?us-ascii?Q?Jac9uDMVAWLJvJMNvJQHpNelP5MWR5aPbyfLYh9KOfot5Ic+UdkqFIjG0dCO?=
 =?us-ascii?Q?+PDUtHi8Zx09I53IVd6LV+M=3D?=
X-OriginatorOrg: starfivetech.com
X-MS-Exchange-CrossTenant-Network-Message-Id: eeb5a4c6-212b-43a6-735a-08dc124d837f
X-MS-Exchange-CrossTenant-AuthSource: SH0PR01MB0667.CHNPR01.prod.partner.outlook.cn
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Jan 2024 02:32:10.8929
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 8tHK7afkii4Kr0fce7lV33yvv/JOB/1tYHgaXZdQ3Xg+wDJ4ZUMmZVm29zU+jvilpmDgoRxoeDNtbWsgtO/ba+J4jruq/3ltCNlLDsn/m5AiZVCKqMuZXrzlb1sPqSo/
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SH0PR01MB0859

StarFive SoCs like the JH8100 use a interrupt controller. Add a binding
for it.

Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
Reviewed-by: Ley Foon Tan <leyfoon.tan@starfivetech.com>
---
 .../starfive,jh8100-intc.yaml                 | 61 +++++++++++++++++++
 1 file changed, 61 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml

diff --git a/Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml b/Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml
new file mode 100644
index 000000000000..ada5788602d6
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml
@@ -0,0 +1,61 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/interrupt-controller/starfive,jh8100-intc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: StarFive External Interrupt Controller
+
+description:
+  StarFive SoC JH8100 contain a external interrupt controller. It can be used
+  to handle high-level input interrupt signals. It also send the output
+  interrupt signal to RISC-V PLIC.
+
+maintainers:
+  - Changhuang Liang <changhuang.liang@starfivetech.com>
+
+properties:
+  compatible:
+    const: starfive,jh8100-intc
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    description: APB clock for the interrupt controller
+    maxItems: 1
+
+  resets:
+    description: APB reset for the interrupt controller
+    maxItems: 1
+
+  interrupts:
+    maxItems: 1
+
+  interrupt-controller: true
+
+  "#interrupt-cells":
+    const: 1
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - resets
+  - interrupts
+  - interrupt-controller
+  - "#interrupt-cells"
+
+additionalProperties: false
+
+examples:
+  - |
+    interrupt-controller@12260000 {
+      compatible = "starfive,jh8100-intc";
+      reg = <0x12260000 0x10000>;
+      clocks = <&syscrg_ne 76>;
+      resets = <&syscrg_ne 13>;
+      interrupts = <45>;
+      interrupt-controller;
+      #interrupt-cells = <1>;
+    };
-- 
2.25.1