Received-SPF: pass (google.com: domain of linux-kernel+bounces-24135-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
Message-ID: <30593e56-d575-4e40-8b78-b2a75a7eb822@intel.com>
Date: Thu, 11 Jan 2024 15:31:41 -0800
User-Agent: Mozilla Thunderbird
Subject: Re: [EXT] Re: [RFC 00/12] ARM: MPAM: add support for priority
 partitioning control
Content-Language: en-US
To: "Luck, Tony" <tony.luck@intel.com>, Peter Newman <peternewman@google.com>
CC: Amit Singh Tomar <amitsinght@marvell.com>, "linux-kernel@vger.kernel.org"
	<linux-kernel@vger.kernel.org>, "linux-arm-kernel@lists.infradead.org"
	<linux-arm-kernel@lists.infradead.org>, "Yu, Fenghua" <fenghua.yu@intel.com>,
	"james.morse@arm.com" <james.morse@arm.com>, George Cherian
	<gcherian@marvell.com>, "robh@kernel.org" <robh@kernel.org>
References: <20230815152712.1760046-1-amitsinght@marvell.com>
 <f0e10f31-8571-baf6-6665-b077af067777@intel.com>
 <MW4PR18MB5084D5EEBC450BD66E8063E3C61FA@MW4PR18MB5084.namprd18.prod.outlook.com>
 <6114c8d0-97a1-be54-3e43-30348be38683@intel.com>
 <MW4PR18MB50847032F3ACFDBDBCA6D57AC61CA@MW4PR18MB5084.namprd18.prod.outlook.com>
 <be51596e-2e62-2fb9-4176-b0b2a2abb1d3@intel.com>
 <MW4PR18MB5084EB7DBE4985D981FE84F2C61DA@MW4PR18MB5084.namprd18.prod.outlook.com>
 <CALPaoCgjFKtTtgrh2UwEsX0DsVnmRF2+8LS4CUdSLjMPmLVgMA@mail.gmail.com>
 <ZaBgUOQ3iWs3hLrb@agluck-desk3>
 <1daadc08-57e9-40b6-9a34-cfe47d368348@intel.com>
 <SJ1PR11MB60839C1BA84823B44376B90AFC682@SJ1PR11MB6083.namprd11.prod.outlook.com>
From: Reinette Chatre <reinette.chatre@intel.com>
In-Reply-To: <SJ1PR11MB60839C1BA84823B44376B90AFC682@SJ1PR11MB6083.namprd11.prod.outlook.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 7bit
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?U1R0RkhaQWVIT1BDOEw5V1AyT29vaUE2OVFTUHFOWVNhNVNFS0ZxbnBFM0Jq?=
 =?utf-8?B?QVJpaFYrUzlYTFBJaXR5bnJyOEZhRG1YQXRTZ05TQjg4dnI0SzI5U0tJWWpV?=
 =?utf-8?B?d2F6TVdXQzZRbFpZSHhYYXMrWHpCYjF6RlBmelROR1NmVjZnRGJ2QkFwdm01?=
 =?utf-8?B?WkVhc3lEUEJKYW9xK0FXOFhuMzBiZkRqM0ZuVEovOXNLRU8zNnEvTW1aV0VS?=
 =?utf-8?B?VEpjWXVjNUE2elpnUFJwKzJzTTlJNXZDWjRrL3RsWjlJdkF2Szd1QUphSEl6?=
 =?utf-8?B?anVTek1nMklVQWFuVWM5SGpnVDZ3Y0RLeDZzUFJ6aDBYbzM4YUtlWkwwUmdE?=
 =?utf-8?B?Wm41R3d6d0FSSW5JNjZYMjNCcjJZWWs1Z2dibGJSL3pFdGxuamE5d2QxZ1pQ?=
 =?utf-8?B?Z2FoRGIweEhyUTZETkF3QnM0bTBCUXYyMjc1dHFDUnFpMllRamljVEZIL0Y1?=
 =?utf-8?B?Q2d5TENJdmw2aGtpS0RPM3VwNCtpUmUyU0wyTDdHWHYvMVY4b05NNzNKTWh4?=
 =?utf-8?B?MEVkY1I1QUwwN3VSZ3VoYmpPOTVPTzdzQUpENHdhSmFrT3BvdjNscFFJdzZi?=
 =?utf-8?B?L0Fvb2tSY0NzNjU1ZGpjeUJyOFJvaGdzbnpIQ0IwcFJMM3h0K2NGTGtWdERj?=
 =?utf-8?B?WGs3WTErMldvOU5Qc2p3QkNnYS83a21ROTNVbTBaRFpsMWRobkY1SnNxU1BG?=
 =?utf-8?B?eUlPbmgxMnlsdno1WEhhbityVnlaRG9QN1NMVFVQRlp5UnJDTWFGcmxHL3VR?=
 =?utf-8?B?YldsRlRFdlE0UEVSOW1qbG5TK0FhQ21kak1yZEZNVmpVRHVuTi8walhaQVhz?=
 =?utf-8?B?THdlNnAyekowU2tzVUdLUUpJVzRQa3JOOUhsbWJNMkJ5aWtZYzN1SXRIdlRv?=
 =?utf-8?B?Qjc1RHkyaWxwSGxJSWxldlAwclVYckxReW1ML1FGWDcvV01acm50ZzYzV2xJ?=
 =?utf-8?B?ZHp4dlpTemgxb1pmWk1mQWwxVVZHL0hOZk9jUExwTmRKNXlnS2owVHRZRWJH?=
 =?utf-8?B?WHdHK1o5QXk3R1BZMzlYQTVzRGk4cGlIYUlMK2h0OThFL0tQU3BGNmROMEdq?=
 =?utf-8?B?czlPSnVFa2JEUHA0ZGlSeGY4Z1FDZHNBeWtNcVBick1la2pUN05qREs2ekoz?=
 =?utf-8?B?dGhaSGcxZTh6djJaODRtQTZnUGdpcUxBdnk2bDdGdFdFdkxNVFVXMDBTYW1R?=
 =?utf-8?B?RHF3K2hiMmhqT1loMjRuYUFyU3NtcTg5T1FjN1FJTXBpRUdXOVdreVhDMHoy?=
 =?utf-8?B?Y003bjNLQkNQUmlQYWM3d0kzb0JjWTlmZUlUc3lsanZiOFArQXdyK1lrc2lB?=
 =?utf-8?B?NUpUOTM4WlZnVm1QaVMvZlc4d0tmdllXNkZ2bWJqck92TGhSVTRyemlnTGtE?=
 =?utf-8?B?dWZ3VTdvR3lNT1hTMFp2bGNuTXM5dGVMMVo0YlVxTnBhMkJoMm5UYkVYcmVk?=
 =?utf-8?B?ckFIai80R0U4QjNiQnZKbFZJUi9wRUVENEhsOTl0N1h3WGxsTjl4WnhOR0lL?=
 =?utf-8?B?TWt5eDM0VEJGWC9DWVE3R2lrZ2tjMWg0K0NqczNzazFoVHVIMzg5TGFIRHZB?=
 =?utf-8?B?cXRwREorNWRrcytMd2JUQmsxNFROMkxaS1BWaTI2cG1JS0t6dU1ONi9lRWt1?=
 =?utf-8?B?S1BaNmJJWlltOTNVVm1FZGVEc0dqdUtjQzJCVG9ZWVhUTEdQdng2Z0xZTXY3?=
 =?utf-8?B?OHE5RnBwV3F1OWZ0eWhyYWVVa1JmNE80V2hjY0gya3NQOUVZd21sb1NqNDlN?=
 =?utf-8?B?MjNKYkJvWlRmcUsvRjdmNlFJV2l1MkhzdEhiRUhwZDlEbStzSWFhR2dMRHVp?=
 =?utf-8?B?aGxnMU9UT1BzNEZiVUN0MW94dWQ1V2JJUE81dENORFNGbUlGcUJlR1M5V0J2?=
 =?utf-8?B?a0czYXZuZjBCS2pvNndMOElTMjBqYXhLQmRIYmIxK0FJSjF6OEIrZ2ZrTith?=
 =?utf-8?B?RG13bktjenRCcEgxSisvL3h2ckhqSjdadmxWbks1VldUVVp2R2tNNSsrOHdC?=
 =?utf-8?B?SVpZVmFlaGNrOHg0enZmMENGVVo4ekJhdEdsNWpva1RYb3JISHlNOVQ5ZG9I?=
 =?utf-8?B?Ym9VbE4xdXZRd1BXSGk3bFgzOHhpdURnMkZYS2Z2THloZXlvdkhsTkN1OXd6?=
 =?utf-8?B?NkdYZStlY01qdXZsZ21WSzd4RDlxRzZLemoyb1luQzJtOWwwV1JRK0cxRGRS?=
 =?utf-8?B?ZHc9PQ==?=
X-MS-Exchange-CrossTenant-Network-Message-Id: d959c607-88fb-4b86-df97-08dc12fd78c0
X-MS-Exchange-CrossTenant-AuthSource: SJ2PR11MB7573.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Jan 2024 23:31:44.3564
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: +Kp7BLiW2Uk8ZkQ5XhEe/ddnY9gKet/lvNWiLoGNcpYOUVO2XSznM+A8MTTCvLXLj/6RvzpvzBo2Z0qnR07Zd+4VJ/fNg1uBolRQDcB25gs=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA0PR11MB4560
X-OriginatorOrg: intel.com

Hi Tony,

On 1/11/2024 3:14 PM, Luck, Tony wrote:
>>> I'm not sure having multiple lines for the same resource makes anything
>>> clearer.  I preferred one of the earlier proposals like this one:
>>>
>>> 	L3:0=XXXX,PPART=X,CCAP=X;1=YYYY,CCAP=Y
>>
>> This assumes that all tools (public and private) that currently parse the schemata
>> file will be able to handle this additional information seamlessly.
> 
> Reinette,
> 
> Yes. If there are tools that *read* schemata files, they will be surprised by this extra information.
> 
> But that also applies if the "extra" information is moved to a second line that also begins with "L3:".
> 
> Tools that *write* schemata files should be OK as long as the kernel will still accept:
> 
>   # echo "L3:1=fff" > schemata
> 
> E.g. the Linux selftests in tools/testing/selftests/resctrl/ should still run without
> any modification.
> 
> The "separate line" option could work if the prefix isn't "L3:".  E.g.
> 
> L3:0=XXXX;1=YYYY
> L3PPART:0=X
> L3CCAP:0=X;1=Y
> 
> If these options are asymmetrically available on cache instances, these extra
> lines won't have every L3 cache instance listed.

I think we are going in circles here. I shared my concern about user space
breakage a while ago [1] in response to your previous proposal and this new proposal
seems to match where this thread ended [2] last year.

Reinette

[1] https://lore.kernel.org/lkml/be51596e-2e62-2fb9-4176-b0b2a2abb1d3@intel.com/
[2] https://lore.kernel.org/lkml/20230901160451.00001f75@Huawei.com/