Received: by 2002:a05:7412:ba23:b0:fa:4c10:6cad with SMTP id jp35csp229823rdb; Thu, 18 Jan 2024 01:37:10 -0800 (PST) X-Google-Smtp-Source: AGHT+IG6xLaRAK3/r6c7XuppQZvlEDsZGvf0iLyvPlha+XwnHHqT910bEraFn21E7EE2BG/RUsB9 X-Received: by 2002:a17:906:63ca:b0:a2c:5926:5f14 with SMTP id u10-20020a17090663ca00b00a2c59265f14mr287304ejk.137.1705570630277; Thu, 18 Jan 2024 01:37:10 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1705570630; cv=pass; d=google.com; s=arc-20160816; b=SWZD7dY1gKw1cM5T6NwvAbqjmJAtqg7Ny9PB9dcbD2qVw00Qmp836+Xxc1i5vTU0pL 3UhQiO9IzZ5yMnKTeXAHEZee2monuWm+MCTpVTyHdRlVXaxXEn2RAVFNSKFKF0i1OIls FtmZ/On9QlYOkHfhde8+VPEYLA0wLNh48jkIazaOcImwENaXnsEEU52PB7bluUz61utK /f1pW9U0y6VVxk+VhSQzyX4xJ+7WCRXWBgqjPkTQ1YLqS1wSAeNsQ03d3CTAwwjA/VVU U2nLvoL6rLEJ8tLDd12C7kayobps9OFqV2Z61Y5utk4NZWiW5S9kCfcaFmUZ3IKCWzGz vYQA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=3Lf36t8hl0Bn3AHgplH+Ye66IA9x9FINh2tWtv5lTMU=; fh=LHEisZzXZy93WtT4/b9KAvsJamyWsL28ELp4yehw8yM=; b=wgzq5+lnGAGvCTTByJtLWk/MTlAO26FOhwXXuBzESIOMTWTp39w3J939vxWgD2KwVp 7SkPtuonXJHThxw75X0qPQ8lfpKVdzgJealGdUoPkOnlBqqn7HhESOqcEJNTt3aswq0u +M/gz17QiDKaffafw1iTUJzruOQljR1GLM1S6r8yJSXyEuvSMVV1jA6bbil76Br02NCN GYlErej5nUt3CS9IkSNtWTuoRiC34oo8AnhnmzhOMNocVgr4WlqimvURRlaayXpQ7jLc 9Fjx8J3A4M0IK14REav68FyHAfHdvTlHIkNwhHGYLTDOkfJcojC7C44ReMupN7JmBcOb ypgA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=JGbNEWuW; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-29954-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-29954-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id jt22-20020a170906ca1600b00a276b14d690si6701909ejb.27.2024.01.18.01.37.10 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Jan 2024 01:37:10 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-29954-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=JGbNEWuW; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-29954-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-29954-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 7B3F31F27BA4 for ; Thu, 18 Jan 2024 09:27:37 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 621D51F615; Thu, 18 Jan 2024 09:27:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="JGbNEWuW" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0C5301BC55; Thu, 18 Jan 2024 09:27:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705570025; cv=none; b=GTPwVfI34kKe/UvaxhtoodQgFJ/xAhnk7/0TbXwmM85gqU2OpPsPDZaP2gsXwjhmDcLRqWD+/JViHrvmO5mJgGw+Ej2bk8IWwx2nXSIkosFE7QdAewD7vvEKkpxFPQy8wD4GP5JqLqQEnOWdV4NSWFPGhg9E2bTGS+hOCq2vo90= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705570025; c=relaxed/simple; bh=dcKyS7d091j+ugqrLiDIroRDn17ZqkpKb5ELTNcoDf0=; h=DKIM-Signature:X-CSE-ConnectionGUID:X-CSE-MsgGUID:X-IronPort-AV: X-Amp-Result:Received:Received:Received:From:To:CC:Subject:Date: Message-ID:X-Mailer:In-Reply-To:References:MIME-Version: Content-Transfer-Encoding:Content-Type; b=exbqsVlAPQ13PRvhH7im6d42VpFF7ZaAs1Sk0B9KVU7pQmTyi+W5yUoXEhkdCmOib1BAetcV/9RVVoTM7d4atpay5kYvH8COLpDx3nZKKdUaZOIT/nhDv+rKcvBLByBSuoZEElqJjUGkmC0eNRfEufH+BZ39U97Y+Vi/MdgLKo8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=JGbNEWuW; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1705570025; x=1737106025; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=dcKyS7d091j+ugqrLiDIroRDn17ZqkpKb5ELTNcoDf0=; b=JGbNEWuWVZ+HjFwULlTHnzhfiokW9me8n8QIT/G3IITywGcsIdZnSN2m fxnoAe6WsrM3Ej9UDH6/pbcWLNX/xu7MU4i46sKUI/MlLRIcOWkWGP9sH 1/dJ0Ll/upGBoWKAFg5lp7GCzeYCZqgbSEIrxHGWX+N6BgGJPfKpdfYqg BKV7+1zAU+xtgUFf5qQr9ujrnDUxm+KCuMvAw4qzBEBMkgSZb+0oGDgIo Q0IDDWEH+CPZux/vtKg1KmbsGGBD/QRY3MQy6VePNuMe/V3yaOhzK5pU5 oo4SvWwmPguHyxaAd0p6nkhsyXq47veRWp368EwuZ6nLq7iDPxq/TruY6 Q==; X-CSE-ConnectionGUID: KNMCAjpUT6KHlCBTUwUTnw== X-CSE-MsgGUID: LV80OOZJQEuQma1igEV3wQ== X-IronPort-AV: E=Sophos;i="6.05,201,1701154800"; d="scan'208";a="14940987" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 18 Jan 2024 02:27:03 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 18 Jan 2024 02:26:42 -0700 Received: from che-lt-i70843lx.microchip.com (10.10.85.11) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 18 Jan 2024 02:26:33 -0700 From: Dharma Balasubiramani To: , , , , , , , , , , , , , , , , , , , , , CC: , Dharma Balasubiramani Subject: [PATCH v3 2/3] dt-bindings: atmel,hlcdc: convert pwm bindings to json-schema Date: Thu, 18 Jan 2024 14:56:11 +0530 Message-ID: <20240118092612.117491-3-dharma.b@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240118092612.117491-1-dharma.b@microchip.com> References: <20240118092612.117491-1-dharma.b@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Convert device tree bindings for Atmel's HLCDC PWM controller to YAML format. Signed-off-by: Dharma Balasubiramani Reviewed-by: Conor Dooley --- changelog v2 -> v3 - Remove '|' in description, as there is no formatting to preserve. - Delete the description for pwm-cells. - Drop the label for pwm node as it not used. v1 -> v2 - Remove the explicit copyrights. - Modify title (not include words like binding/driver). - Modify description actually describing the hardware and not the driver. - Remove pinctrl properties which aren't required. - Drop parent node and it's other sub-device node which are not related here. --- .../bindings/pwm/atmel,hlcdc-pwm.yaml | 44 +++++++++++++++++++ .../bindings/pwm/atmel-hlcdc-pwm.txt | 29 ------------ 2 files changed, 44 insertions(+), 29 deletions(-) create mode 100644 Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml delete mode 100644 Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt diff --git a/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml b/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml new file mode 100644 index 000000000000..4f4cc21fe4f7 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/atmel,hlcdc-pwm.yaml @@ -0,0 +1,44 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/atmel,hlcdc-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel's HLCDC's PWM controller + +maintainers: + - Nicolas Ferre + - Alexandre Belloni + - Claudiu Beznea + +description: + The LCDC integrates a Pulse Width Modulation (PWM) Controller. This block + generates the LCD contrast control signal (LCD_PWM) that controls the + display's contrast by software. LCDC_PWM is an 8-bit PWM signal that can be + converted to an analog voltage with a simple passive filter. LCD display + panels have different backlight specifications in terms of minimum/maximum + values for PWM frequency. If the LCDC PWM frequency range does not match the + LCD display panel, it is possible to use the standalone PWM Controller to + drive the backlight. + +properties: + compatible: + const: atmel,hlcdc-pwm + + "#pwm-cells": + const: 3 + +required: + - compatible + - "#pwm-cells" + +additionalProperties: false + +examples: + - | + pwm { + compatible = "atmel,hlcdc-pwm"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_lcd_pwm>; + #pwm-cells = <3>; + }; diff --git a/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt b/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt deleted file mode 100644 index afa501bf7f94..000000000000 --- a/Documentation/devicetree/bindings/pwm/atmel-hlcdc-pwm.txt +++ /dev/null @@ -1,29 +0,0 @@ -Device-Tree bindings for Atmel's HLCDC (High-end LCD Controller) PWM driver - -The Atmel HLCDC PWM is subdevice of the HLCDC MFD device. -See ../mfd/atmel-hlcdc.txt for more details. - -Required properties: - - compatible: value should be one of the following: - "atmel,hlcdc-pwm" - - pinctr-names: the pin control state names. Should contain "default". - - pinctrl-0: should contain the pinctrl states described by pinctrl - default. - - #pwm-cells: should be set to 3. This PWM chip use the default 3 cells - bindings defined in pwm.yaml in this directory. - -Example: - - hlcdc: hlcdc@f0030000 { - compatible = "atmel,sama5d3-hlcdc"; - reg = <0xf0030000 0x2000>; - clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>; - clock-names = "periph_clk","sys_clk", "slow_clk"; - - hlcdc_pwm: hlcdc-pwm { - compatible = "atmel,hlcdc-pwm"; - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_lcd_pwm>; - #pwm-cells = <3>; - }; - }; -- 2.25.1