Received: by 2002:a05:7412:ba23:b0:fa:4c10:6cad with SMTP id jp35csp421810rdb; Thu, 18 Jan 2024 07:30:49 -0800 (PST) X-Google-Smtp-Source: AGHT+IGU2GoZ7Hd8xCO5yfm7TquYe+qQ1McKmbzSmbC0hcMEW5ZV7bwJCQwBUcykIko25A+kZpoj X-Received: by 2002:a17:902:e846:b0:1d7:14cd:78c5 with SMTP id t6-20020a170902e84600b001d714cd78c5mr337422plg.72.1705591849167; Thu, 18 Jan 2024 07:30:49 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1705591849; cv=pass; d=google.com; s=arc-20160816; b=wv6GVdQSVGhGvkHHNjLqCSekmQf61cnnf4jm6aiVPLTyivZLFgnGDu85x2cqTWiPWO Rsxs34z6jarVbwyr9bfq77nExbmvsV8DnVcq4+t4X60KLagFy6vxmndXa/asQf+q5ikS uMsRCXT6+XUj721pNb8mE5FDLibxRH67P8Ek/YJr9froU+kgiNkVxCfh/Y1xs928yeC5 1bIBWizfqF9+QBZi1cTetzAr7DWxSiV/3W/AcyrdHelVCNWMIMR4Cvd08hS9huMcePO8 8jLPhfw3TFnfn2Jy5WIE4HbVtb+MUM/F2rCF0bkWg7vigQyvEGVCIRPZaUpbXqS5HDZ+ 89SQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-disposition:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:message-id:subject:cc :to:from:date; bh=Cuj22fGE/idxNYoI97+FselMPaAt9zsImMPW7W9QRQA=; fh=QEd/JX3PNZ+rR26aLQxfHJ5M3G4129Pwp76gxmM1JD8=; b=Jl9VDeLDaBQZW9er2IGryLmxJ/zBvR1NN4fu0RNw4NTcbE7mLWXvW0v2V04KGEPKg8 KJLMCWcdyFpmglgQL2SM8HJllizM3JRj9Dkm/JiTXxrFUq6hzn+QaN72crIiblEnwzK+ qcx3sM+Mfz6fb7RqO/g3lNoWepGTOVJ8p6mTmzdemy980oClc+m6aRI/Wg2tOyCScjZG 14qGgQsWBPW4gGNOseIeH6X/XO37zuGEKZFdbrqt2ORpoR+fjOmHtivKu7vvoumWqp+Z Mlp/nuvdHccShUlweGnvoU/dMQSwgzFPbxiiv8TIytNr/Wuo/yE3P9FtrmtDAxB73HYu G4pQ== ARC-Authentication-Results: i=2; mx.google.com; arc=pass (i=1 spf=pass spfdomain=arm.com dmarc=pass fromdomain=arm.com); spf=pass (google.com: domain of linux-kernel+bounces-30281-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-30281-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id x64-20020a636343000000b005cec867ecf0si1600738pgb.105.2024.01.18.07.30.48 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Jan 2024 07:30:49 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-30281-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; arc=pass (i=1 spf=pass spfdomain=arm.com dmarc=pass fromdomain=arm.com); spf=pass (google.com: domain of linux-kernel+bounces-30281-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-30281-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id CC18F28428A for ; Thu, 18 Jan 2024 15:30:18 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 1BCB72D02F; Thu, 18 Jan 2024 15:26:08 +0000 (UTC) Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 4CD6720B07; Thu, 18 Jan 2024 15:26:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.140.110.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705591567; cv=none; b=Ww97mgFeqQqIJQT4iAebLFV6zDxuOo7m7BZk9yU1nsyrz6VKAqRRZAogtoxRVAw+Y/7tQzIIT0Te/lOzIHSKiR4lkiiQO2N6ub+FHa2hiPCEcHXG70Zanz/nm1KMHIbGyE8nU5Tss7dbBuOXr3l9nuy871gBNvHCmAbovkOw3bU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705591567; c=relaxed/simple; bh=teWr3T/sOpLVOh0m3YVr1k4i9zBYM41sFiIiPRFCE1U=; h=Received:Received:Date:From:To:Cc:Subject:Message-ID:References: MIME-Version:Content-Type:Content-Disposition:In-Reply-To; b=IluMGtBRT5y7CcrN7mpRKTna7a6LPPoprrRbhzoXLn/+NoGMgBQAxuTESvRY57TTBRnNrBJdNErvGgihfm9C+qbuv8/EBESxmkOOZbHgXJjkLuxiOTgRjZVPIKItURGThI81/KROPQLU0FDD2ZAghwNhjBCOeCwXUc6Cvook9uM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com; spf=pass smtp.mailfrom=arm.com; arc=none smtp.client-ip=217.140.110.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arm.com Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id EFD5E1042; Thu, 18 Jan 2024 07:26:49 -0800 (PST) Received: from bogus (e103737-lin.cambridge.arm.com [10.1.197.49]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 490673F73F; Thu, 18 Jan 2024 07:26:01 -0800 (PST) Date: Thu, 18 Jan 2024 15:25:57 +0000 From: Sudeep Holla To: Sibi Sankar Cc: , , Sudeep Holla , , , , , , , , , , Subject: Re: [RFC 6/7] arm64: dts: qcom: x1e80100: Enable cpufreq Message-ID: References: <20240117173458.2312669-1-quic_sibis@quicinc.com> <20240117173458.2312669-7-quic_sibis@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20240117173458.2312669-7-quic_sibis@quicinc.com> (Generic note: It is middle of merge window and I have seen multiple series posted by you. Since I am mainly looking for bug fixes only ATM, I may miss to look at few. You may have to ping or repost after the merge window, just responding to this for now as it caught my attention) On Wed, Jan 17, 2024 at 11:04:57PM +0530, Sibi Sankar wrote: > Enable cpufreq on X1E80100 SoCs through the SCMI perf protocol node. > > Signed-off-by: Sibi Sankar > --- > arch/arm64/boot/dts/qcom/x1e80100.dtsi | 27 ++++++++++++++++++++++++++ > 1 file changed, 27 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi > index afdbd27f8346..6856a206f7fc 100644 > --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi > +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi > @@ -62,6 +62,7 @@ CPU0: cpu@0 { > compatible = "qcom,oryon"; > reg = <0x0 0x0>; > enable-method = "psci"; > + clocks = <&scmi_dvfs 0>; I would use genpd bindings Ulf added recently. The reason I ask is I remember one of the Qcom platform had both clocks and qcom,freq-domain and each one served different purpose with latter one being used for cpufreq. So will that be an issue here ? -- Regards, Sudeep