Received: by 2002:a05:7412:7c14:b0:fa:6e18:a558 with SMTP id ii20csp173642rdb; Sun, 21 Jan 2024 23:45:26 -0800 (PST) X-Google-Smtp-Source: AGHT+IGDd5dl7t6GG/vZ8PDtIWkg/sa/dFtXTSXnOAMA4NF44rGT3OZj2kMvcddDGbD9aPno1n6w X-Received: by 2002:a17:90a:3947:b0:28f:f843:34b3 with SMTP id n7-20020a17090a394700b0028ff84334b3mr1450635pjf.45.1705909526248; Sun, 21 Jan 2024 23:45:26 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1705909526; cv=pass; d=google.com; s=arc-20160816; b=z32lETJJJn7Pwl1NbhD8DPW/CLlk/2Bj9AyQqXs/+YkhfRG+Yf1r+TfTvQx/os9WOa hH5BguGil/aij/92+lm3x7ul0RgW4WEBfdTSRuV/o4ARObyz3DucbBWAnmiOSUlQ0YOU EyKqVGRb6EwKMgj88+EKxUV8p/Re6eGalEDIuBnrU13suJkKsUHVNdiGs7t5eSYL/lg+ SH/Xu5vZsjVd+ljZLDtfXVH8G6AlxtA6pvI6ND1N8a0yntibqJQNwR0NtFiShDEV1Ez5 8CKs0731bkzh310QApXcvFWr47vp5ELUf7KFQCEJUSwmo4ed2+6oh+sU5r4h0VOW/TWT huRQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-disposition:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:message-id:subject:cc :to:from:date:dkim-signature; bh=Pq82YlJegIaOqj5Z+G1y0VFqmlK5/7ZESeQPOCoTssM=; fh=h2IWaqB6zvDcCSR267bBKmigG5amUAGTl4DTceD5KnU=; b=UnqxhOG3l8MpdNZsGMcJw5LI2bj0s4TDoOaBmO4WtI7U+kZGLZv+Ab1TV88m8qsOf6 9PrkLmKY3Lo075jFnwMNgXl1Jfy2Ny3c3xSX7BSXPKm+5x2fyQhsniet8LVz7pByZsM4 dFW+bd3BXxWvP/065Cm0rEeNN2KYacJs5RXewpFHBVnOX4VK6/oxHdt5A2OFFrCkxX1K 4DMyudY9h7BVLMsohfj285SjznNyxdQfTRrqJM7MwhuarnubleJX/3LdYhJN4tp7Y0on ca8TqX0TQneyG9kz2q+tu/azkz+ZwIYf3cq/6/1EFID0RWVXysLK/tFYOcO/SAeIOSyx J6GA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=RZDNb1BD; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-32450-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-32450-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id rm5-20020a17090b3ec500b0028bbcd027aasi7720719pjb.94.2024.01.21.23.45.25 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 21 Jan 2024 23:45:26 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-32450-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=RZDNb1BD; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-32450-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-32450-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id DEB8FB22AEC for ; Mon, 22 Jan 2024 07:43:58 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 7C82518AFA; Mon, 22 Jan 2024 07:43:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="RZDNb1BD" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 87CCF18053; Mon, 22 Jan 2024 07:43:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705909412; cv=none; b=i40sBpfs8X36hpnpSSf5iubDe87CeD32Foi2hPnhuVdS4mFAgGs5xjsE3bVn+U/drup3bTrI2CAKaRW2BEY2Z8QsHBfnl5Cik/mr7+v/WEL9lSBDLgHkBSNHrQWdo3FXrN1HFh0+uxp4EbJhkf2/HWdD8jiiyRfPYA0w5KDMA0w= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1705909412; c=relaxed/simple; bh=S066ACWnpDFLMSrXOafm8Oz7IICr0G50mN3vio3lPcA=; h=Date:From:To:CC:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=Sfp1II7px3CG0efaZ/cZcem720UKjLTO6/5oSJrioy3IlbccMZmsJy6vOkG3J1UkemGK0J1VZmbkbGDQAKR0f2KT8dO8/95KTNbNnHnLSRcm+mGiEobdGWBUIFVWT05Wi74i/qMyfko0XYK2Mpbd68LVkQ0xI8juG7dMn55xNzs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=RZDNb1BD; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1705909410; x=1737445410; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=S066ACWnpDFLMSrXOafm8Oz7IICr0G50mN3vio3lPcA=; b=RZDNb1BDFFOCDaT1zHk7jFg2vlyTZcGj1zEVITh6E9crOUgG/tzgQHSm G7RQk8DQz91v+GVNQ+XJDhKJMJMF7loV4aH9ylgnGMV9SGsUE/HBr0j9x K6esp+0k7+gTAZEikrusd1RkywtibjFw0nwk4axtYUenhli9NsQbtUGA4 Oyr+SAq5+Fz26mu73kIM2/KiCOz+wT8JXrNe6kM8awbEmH/JnoYRIKvUj 3c2AMo6sD6EIx/Hvi3R9fHi25kQMtswFed7Z1Gev65FBGLWfktWKGJLU+ ezd9AzQjp4Plu1CZodrt9FI5fL+QT75i2jyZeFTJj10P3jUiKTtzhpgV7 Q==; X-CSE-ConnectionGUID: ulOQJgl/RJCokYS78RbMAw== X-CSE-MsgGUID: 97GFvzoATnCDFpPTLTbNmw== X-IronPort-AV: E=Sophos;i="6.05,211,1701154800"; d="scan'208";a="182323138" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa6.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 22 Jan 2024 00:43:27 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 22 Jan 2024 00:42:59 -0700 Received: from localhost (10.10.85.11) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 22 Jan 2024 00:42:59 -0700 Date: Mon, 22 Jan 2024 08:42:58 +0100 From: Horatiu Vultur To: Andre Werner CC: , , , , , , , , Subject: Re: [RFC net-next v4 2/2] net: phy: adin1100: Add interrupt support for link change Message-ID: <20240122074258.zmbzngrl7dzhkvwo@DEN-DL-M31836.microchip.com> References: <20240121201511.8997-1-andre.werner@systec-electronic.com> <20240121201511.8997-3-andre.werner@systec-electronic.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Disposition: inline In-Reply-To: <20240121201511.8997-3-andre.werner@systec-electronic.com> The 01/21/2024 20:54, Andre Werner wrote: Hi Andre, > An interrupt handler was added to the driver as well as functions > to enable interrupts at the phy. > > There are several interrupts maskable at the phy, but only link change > interrupts are handled by the driver yet. > > Signed-off-by: Andre Werner > --- > v4: > - Change read-modify-write behavior as suggested to phy_modify_mmd. Usually it is good to keep the change log also from the previous versions, so it is easier to see what has been changed. > --- > drivers/net/phy/adin1100.c | 56 ++++++++++++++++++++++++++++++++++++++ > 1 file changed, 56 insertions(+) > > diff --git a/drivers/net/phy/adin1100.c b/drivers/net/phy/adin1100.c > index 7619d6185801..7c82384e5d30 100644 > --- a/drivers/net/phy/adin1100.c > +++ b/drivers/net/phy/adin1100.c > @@ -18,6 +18,12 @@ > #define PHY_ID_ADIN1110 0x0283bc91 > #define PHY_ID_ADIN2111 0x0283bca1 > > +#define ADIN_PHY_SUBSYS_IRQ_MASK 0x0021 > +#define ADIN_LINK_STAT_CHNG_IRQ_EN BIT(1) > + > +#define ADIN_PHY_SUBSYS_IRQ_STATUS 0x0011 > +#define ADIN_LINK_STAT_CHNG BIT(1) > + > #define ADIN_FORCED_MODE 0x8000 > #define ADIN_FORCED_MODE_EN BIT(0) > > @@ -136,6 +142,54 @@ static int adin_config_aneg(struct phy_device *phydev) > return genphy_c45_config_aneg(phydev); > } > > +static int adin_phy_ack_intr(struct phy_device *phydev) > +{ > + /* Clear pending interrupts */ > + int rc = phy_read_mmd(phydev, MDIO_MMD_VEND2, > + ADIN_PHY_SUBSYS_IRQ_STATUS); > + > + return rc < 0 ? rc : 0; > +} > + > +static int adin_config_intr(struct phy_device *phydev) > +{ > + int ret; > + u16 irq_mask; Please use reverse x-mas notation here. > + > + ret = adin_phy_ack_intr(phydev); > + No new line here, between ret and if. > + if (ret) > + return ret; > + > + if (phydev->interrupts == PHY_INTERRUPT_ENABLED) > + irq_mask = ADIN_LINK_STAT_CHNG_IRQ_EN; > + else > + irq_mask = 0; > + > + return phy_modify_mmd(phydev, MDIO_MMD_VEND2, > + ADIN_PHY_SUBSYS_IRQ_MASK, > + ADIN_LINK_STAT_CHNG_IRQ_EN, irq_mask); > +} > + > +static irqreturn_t adin_phy_handle_interrupt(struct phy_device *phydev) > +{ > + int irq_status; > + > + irq_status = phy_read_mmd(phydev, MDIO_MMD_VEND2, > + ADIN_PHY_SUBSYS_IRQ_STATUS); > + if (irq_status < 0) { > + phy_error(phydev); > + return IRQ_NONE; > + } > + > + if (!(irq_status & ADIN_LINK_STAT_CHNG)) > + return IRQ_NONE; > + > + phy_trigger_machine(phydev); > + > + return IRQ_HANDLED; > +} > + > static int adin_set_powerdown_mode(struct phy_device *phydev, bool en) > { > int ret; > @@ -275,6 +329,8 @@ static struct phy_driver adin_driver[] = { > .probe = adin_probe, > .config_aneg = adin_config_aneg, > .read_status = adin_read_status, > + .config_intr = adin_config_intr, > + .handle_interrupt = adin_phy_handle_interrupt, > .set_loopback = adin_set_loopback, > .suspend = adin_suspend, > .resume = adin_resume, > -- > 2.43.0 > > -- /Horatiu