Received-SPF: pass (google.com: domain of linux-kernel+bounces-36026-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
Message-ID: <386ba5e6-7f60-4b84-bd17-d712d8becf83@amd.com>
Date: Tue, 23 Jan 2024 15:32:21 -0500
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v2 2/2] drm/amdgpu: Implement check_async_props for planes
Content-Language: en-US
To: Xaver Hugl <xaver.hugl@gmail.com>
Cc: =?UTF-8?B?VmlsbGUgU3lyasOkbMOk?= <ville.syrjala@linux.intel.com>,
 =?UTF-8?Q?Andr=C3=A9_Almeida?= <andrealmeid@igalia.com>, daniel@ffwll.ch,
 =?UTF-8?B?TWFyZWsgT2zFocOhaw==?= <maraeo@gmail.com>,
 =?UTF-8?Q?Michel_D=C3=A4nzer?= <michel.daenzer@mailbox.org>,
 linux-kernel@vger.kernel.org, amd-gfx@lists.freedesktop.org,
 Pekka Paalanen <ppaalanen@gmail.com>, dri-devel@lists.freedesktop.org,
 kernel-dev@igalia.com, alexander.deucher@amd.com,
 Dave Airlie <airlied@gmail.com>, christian.koenig@amd.com,
 Joshua Ashton <joshua@froggi.es>
References: <20240119181235.255060-1-andrealmeid@igalia.com>
 <20240119181235.255060-3-andrealmeid@igalia.com> <Zaq-r7UZpEy7_Rrn@intel.com>
 <ca1faaec-461b-401c-a86a-e0929d282b51@amd.com>
 <CAFZQkGyf5MxKeGgz09kgyYTp+g-Jk2uaiQkmzSX7BDGHpcz0CQ@mail.gmail.com>
From: Harry Wentland <harry.wentland@amd.com>
In-Reply-To: <CAFZQkGyf5MxKeGgz09kgyYTp+g-Jk2uaiQkmzSX7BDGHpcz0CQ@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?d2ZuVHFtUm5EYUh1N3pmN2FVYTZDQ0hIQSsvQWYwR3ZuNkI1Wmw3bkdoUWZx?=
 =?utf-8?B?RndoV2s3NnM3RVpkL0xTWXZ3SDF0dGxrbEJQM2FsMytHZHQxMGNFczRQWVd6?=
 =?utf-8?B?NXVJb1lpSTZoZnMra2F0L1M1KzIxcG90VWhxck1Mcm9VMUhIZFVMNS9kdCt2?=
 =?utf-8?B?cTJRR0JPMHV2OEdHYlpMWVVuUEtQYW53RUFQSVhZUGJScVg5eEZmVS9FbENM?=
 =?utf-8?B?TkU1SXo4UWs3M3FDMHNHWWJ2WDVycDVRUU5NbU5URkRrV1JzbnlPL3N5c1ll?=
 =?utf-8?B?Qk9kMEFZT0kyTU40dUgzNVU1Rm5YNjA3cTExZTlNTkpja0g4cTVrekJadnJ1?=
 =?utf-8?B?OUwvS293cm5iZzgySkg3VUF1MW43dHlwb2JGa3JZNGFia2czK216TmNUUGlY?=
 =?utf-8?B?aEhkNEMzWmlHQ2xqTlJmVlZ0UDN1cHhhUlExWXZnbStJSjB0RVVIZ2hKMFli?=
 =?utf-8?B?RDdTSjM1U2NFSWg5L0NIZDdaZzZiUVYzblFFYWFZai9iK0VlUFV5b0VPT2xa?=
 =?utf-8?B?Vjd6R3BVQ3c0cmZhV2NraExrdHRlWVA4elNITjJaSUo1TzNUdGZ3ajdIR3cv?=
 =?utf-8?B?QUNLN210K1NrV29RaUxaNDZUNm1HTkcxMk5GanVldUJNN3FRS0JYOXA1Q05u?=
 =?utf-8?B?cXh3eUFFaFZmNlFUeHlZOWhnZHR2UXpwTzdWREM3WkpGRUwrTUFBbHF5UEpx?=
 =?utf-8?B?TmRRRVNpbzRYbHM1RjNoR2c3cHZxV0tmUkJyUjJVMWQ5MVRxTStZY3pmVGMx?=
 =?utf-8?B?cHNObnpVYzhrRVVmTlJseDM3N2sxSW1zTEM2TWZ6d0xESE9McC9kU3JWVDlw?=
 =?utf-8?B?NFRpTUpKbHloQ1pmaWUySGhycHJGaDM3ZE14MSt3d1VKMUhENndDVStlUk4r?=
 =?utf-8?B?SUh5bE8yZ05jbHRPWi9OVW1OaWFnS1pZaWNRNVVQekxtaSs3UGJTSjI2TXFY?=
 =?utf-8?B?cjdYblhjR1lBWVNSaHQ4U1Zqb3lUeFBKc25WRnVkUXl5TUxlSzVCSzF1TmZw?=
 =?utf-8?B?Uk5ZZDN2RjRDTVNoMktyUnYxRVY0dzYydjl3TnRZRHhiUWM0OW5za0hmaVU5?=
 =?utf-8?B?TDJSZDVDLzVPY3gxbjhsMDY0SGlZVkUrSlF3U0VQVW9EVEk2UUN0MVNnRXVM?=
 =?utf-8?B?bWk0S09TVWhXUDJ6YUQ1bUJFeWErTDBzVUZrb0JiTWE4NTNDTTFOMXlRaFVR?=
 =?utf-8?B?TnlEZWhtUFZpemRuN0pURjJCVE0wR3BVUnIyQ2dJTUN6WG9LMW45UXFJVWc4?=
 =?utf-8?B?RnNpeU5UQ2g1MUt2NGE2bEUzWTFxYVdvb2ZSK3BLd0xmQzcyYm9pd3Bmam4r?=
 =?utf-8?B?Z3BwN1FUdXgzcExpMjdwSmhmbytQOWpzNjZFdHBncGdmaUVPV21xNGt2UzZ3?=
 =?utf-8?B?OC9OZHBTa09XNHpSbnFkU1kzcFN1c1E4SG1lVWI3WXhETG9acUdkWDhnQXBQ?=
 =?utf-8?B?NTEyRHViZC9uN3BWQjl4bEZLcHNrUWZMWjdaLzg5aGxGYjFBaG00SXNPTzdV?=
 =?utf-8?B?dHRRdDNzTjlvclhpdEVFVWdRWUsrTEptZHpoeW1lTGxYamRnMmFWZ2hIZW5x?=
 =?utf-8?B?eHVwelFuRjdaVFJQQldWajNsbmNyVi9WQkhlS0FibHdMOHFLYm9naTJDaytN?=
 =?utf-8?B?MG9FbDh6U2g1bmo4QUhIMjM5OW1lN2VObzJTYytCd3BQSnFDdnorRDZRMWhC?=
 =?utf-8?B?K05PSVlvRXAwcmk2TnVXaVNzcDVZRVhyaThqSzFYUmlsWTd2VzI4SVgxVU5W?=
 =?utf-8?B?ZXNrNDF3QWhtdUY2ZW9qdTVrVnE2RzhnQm9HTXZjRllieTcwalhib0c2RFZR?=
 =?utf-8?B?c3g5M05rWmVlRmx2Q3JJWUxOSlErWVg5SXpDdFdpODhHNElkbDJnTi9VSmYw?=
 =?utf-8?B?eTZQQ2pIV3R5VG9RZWJMT055eExtekRGQ3BHMTBqRXdoemViQWZmRmdBVjA5?=
 =?utf-8?B?QlNSc3RPSmNtWFMvcGtRTHd6NUlOUGtaSUx4UWx5MXppc0ZpYVNIbWVEMkxj?=
 =?utf-8?B?cThPVG9hZTlnYzJvN1diY0RKU0I4c0lIc0FzYmROcFdKOFhMSU9tNFFPaUF6?=
 =?utf-8?B?MW5sRUI5OUhtSWtTczNsVnlKd09YUHBoYm1XVUNOMjF0R1BJL2dmdVFTWk41?=
 =?utf-8?Q?Z7OGTAu3XIo6ABlC6woxJfSB9?=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 344cb1b5-7a48-4a7b-683a-08dc1c5268ec
X-MS-Exchange-CrossTenant-AuthSource: CO6PR12MB5427.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Jan 2024 20:32:25.6867
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: rt/AQ+UbfPEvC7PTO/AMCiF5Cz/uE39EaGxQLVEZdAKVQ8EXmEsBdyOdjryXhcm9tNfjg2unHq/jSkpCbXx5Ug==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH2PR12MB4230


On 2024-01-23 13:02, Xaver Hugl wrote:
> Am Mo., 22. Jan. 2024 um 16:50 Uhr schrieb Harry Wentland
> <harry.wentland@amd.com>:
>>
>>
>>
>> On 2024-01-19 13:25, Ville Syrjälä wrote:
>>> On Fri, Jan 19, 2024 at 03:12:35PM -0300, André Almeida wrote:
>>>> AMD GPUs can do async flips with changes on more properties than just
>>>> the FB ID, so implement a custom check_async_props for AMD planes.
>>>>
>>>> Allow amdgpu to do async flips with IN_FENCE_ID and FB_DAMAGE_CLIPS
>>>> properties. For userspace to check if a driver support this two
>>>> properties, the strategy for now is to use TEST_ONLY commits.
>>>>
>>>> Signed-off-by: André Almeida <andrealmeid@igalia.com>
>>>> ---
>>>> v2: Drop overlay plane option for now
>>>>
>>>>   .../amd/display/amdgpu_dm/amdgpu_dm_plane.c   | 29 +++++++++++++++++++
>>>>   1 file changed, 29 insertions(+)
>>>>
>>>> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c
>>>> index 116121e647ca..7afe8c1b62d4 100644
>>>> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c
>>>> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c
>>>> @@ -25,6 +25,7 @@
>>>>    */
>>>>
>>>>   #include <drm/drm_atomic_helper.h>
>>>> +#include <drm/drm_atomic_uapi.h>
>>>>   #include <drm/drm_blend.h>
>>>>   #include <drm/drm_gem_atomic_helper.h>
>>>>   #include <drm/drm_plane_helper.h>
>>>> @@ -1430,6 +1431,33 @@ static void amdgpu_dm_plane_drm_plane_destroy_state(struct drm_plane *plane,
>>>>      drm_atomic_helper_plane_destroy_state(plane, state);
>>>>   }
>>>>
>>>> +static int amdgpu_dm_plane_check_async_props(struct drm_property *prop,
>>>> +                                      struct drm_plane *plane,
>>>> +                                      struct drm_plane_state *plane_state,
>>>> +                                      struct drm_mode_object *obj,
>>>> +                                      u64 prop_value, u64 old_val)
>>>> +{
>>>> +    struct drm_mode_config *config = &plane->dev->mode_config;
>>>> +    int ret;
>>>> +
>>>> +    if (prop != config->prop_fb_id &&
>>>> +        prop != config->prop_in_fence_fd &&
>>>
>>> IN_FENCE should just be allowed always.
>>>
>>>> +        prop != config->prop_fb_damage_clips) {
>>>
>>> This seems a bit dubious to me. How is amdgpu using the damage
>>> information during async flips?
>>
>> Yeah, I'm also not sure this is right. Has anyone tested this
>> with a PSR SU panel?
>>
>> Harry
> 
> I attempted to, but according to
> /sys/kernel/debug/dri/1/eDP-1/psr_state, PSR never kicks in on my
> laptop at all. The only reason I wanted this property though is to
> reduce the number of special cases for async pageflips compositors
> have to implement; as it's not necessary for any functionality I think
> it's also fine to leave it out.
> 

Yeah, PSR panels aren't super common. PSR SU (Selective Update) panels
even less so.

I'd prefer to keep the damage clips out of async for now unless we
can actually test it with a PSR SU panel.

Harry

>>>> +            ret = drm_atomic_plane_get_property(plane, plane_state,
>>>> +                                                prop, &old_val);
>>>> +            return drm_atomic_check_prop_changes(ret, old_val, prop_value, prop);
>>>> +    }
>>>> +
>>>> +    if (plane_state->plane->type != DRM_PLANE_TYPE_PRIMARY) {
>>>> +            drm_dbg_atomic(prop->dev,
>>>> +                           "[OBJECT:%d] Only primary planes can be changed during async flip\n",
>>>> +                           obj->id);
>>>> +            return -EINVAL;
>>>> +    }
>>>> +
>>>> +    return 0;
>>>> +}
>>>> +
>>>>   static const struct drm_plane_funcs dm_plane_funcs = {
>>>>      .update_plane   = drm_atomic_helper_update_plane,
>>>>      .disable_plane  = drm_atomic_helper_disable_plane,
>>>> @@ -1438,6 +1466,7 @@ static const struct drm_plane_funcs dm_plane_funcs = {
>>>>      .atomic_duplicate_state = amdgpu_dm_plane_drm_plane_duplicate_state,
>>>>      .atomic_destroy_state = amdgpu_dm_plane_drm_plane_destroy_state,
>>>>      .format_mod_supported = amdgpu_dm_plane_format_mod_supported,
>>>> +    .check_async_props = amdgpu_dm_plane_check_async_props,
>>>>   };
>>>>
>>>>   int amdgpu_dm_plane_init(struct amdgpu_display_manager *dm,
>>>> --
>>>> 2.43.0
>>>