Received: by 2002:a05:7412:5112:b0:fa:6e18:a558 with SMTP id fm18csp883412rdb; Tue, 23 Jan 2024 19:46:14 -0800 (PST) X-Google-Smtp-Source: AGHT+IECaHCA/3Nl5m1cpvZSL72aRuoHXHazPEd17jkvEVTfRZSR3JzRt6SBaAt4DhdOF969TiNB X-Received: by 2002:ad4:5c6a:0:b0:685:e30f:1325 with SMTP id i10-20020ad45c6a000000b00685e30f1325mr2235667qvh.3.1706067974064; Tue, 23 Jan 2024 19:46:14 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706067974; cv=pass; d=google.com; s=arc-20160816; b=wKfR7tArWJV7FrQngSI89vW1dwYjsByCXpYyAyqOQK8Su84i6cRFgxYOEq+T5fTfmn +Zq4tRPvUpyjcbWrHUB19cYmxAplsMw1PJJ0pqETwhB/WRyEYRY3M2hdJbQICXpni/1L z8NtqznConQJ7UcSnFMriuK6JPGHuoOl/CgVuSaGkIQKDrfN3cybgvAvZn1tgly6JgCh 1fOrHUhYkvvHeZDmZiu249ZFdiEMLbgkn7alK2yChP+AWtfpVd29JWAcfRAKZwPRckvO 41EGd7VlsptjxpeSX6xjSjEGFXxrF3TletItZ75KoGst+WZuEtlFBDie+TrkcfNu7jvT FkEQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to:subject :user-agent:mime-version:list-unsubscribe:list-subscribe:list-id :precedence:date:message-id:dkim-signature; bh=6KubmyEwmQbwYeAzCnYy8xrIHXOpuTogwt00LRk495U=; fh=8scsGQn+hJ1HvbMI23kGOdGh/wtWpH4wdCi8Q1zCFc4=; b=jtRJKsYPX3WpqvnuCQqB6Zm5IpFjLl4LtCE8wEL/4ldnF9nVSntK0bqF2pBoaDlYXQ XmP6iZGphTNHUjndWfnPlw7/c4ItNiv+MJUJDjv+jTVwLHYyNH6yjn1lfJqNeD7RtmcP bJ0w3nJMzlSNeUyECpnU580eNjTRXL6BXvf4pwaoru4gViwdrkhRzypbRkwLAw7eIz2X iqdxOuQ65HEHay5Lha1dSff2UOjF7y5WFaI+GBjt68C/F6ButX8eRwzltm/imRdI+h80 3rM+SobmSa/Yyn5v+EdmUdK9Sw4BTArn39tFNPqbyaPIGD82z4/D/hm0TmoUcDyNxNRY oLyw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=ihbeHqJ3; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-36264-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-36264-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id k15-20020a0cf28f000000b00681991637e6si9448363qvl.484.2024.01.23.19.46.13 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jan 2024 19:46:14 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-36264-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=ihbeHqJ3; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-36264-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-36264-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id C51A01C216FA for ; Wed, 24 Jan 2024 01:17:35 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 4C974185A; Wed, 24 Jan 2024 01:17:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="ihbeHqJ3" Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.9]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EDE441FAE; Wed, 24 Jan 2024 01:17:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.9 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706059044; cv=none; b=UsYHM0lgbxjL4iyzfLtvy2UI+aPXua5/GsF99kDml46c5R4rHwVOfymnK6r7ugyqZMhDCc82uohlvcB1fGCX1EWfjL/fa4z0wAkF5kkLTVFBVsUPzgTyIMFN4S3OBzrJlziLyR5zhq1SVmYC9oIZYMs+//eEYRln4OCJYtVIRuM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706059044; c=relaxed/simple; bh=yf/C8zWO8pYJeNeDwU13LG1tKl8LbfCbMbVHrALRRMo=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=I8Opux5h/blIBImybQT9t8CQStgJo9S0+VICQ7ZjXT9GOtsojvi9tVvu4ix76kKOkGTeZIk9LQv88hYV+fWdVpCniX54+fLNrwPIYjOGmQVLs9S15qWcY9+wOGQpJqYS7RqZeaKEtwcz3cRO/ck4+sps+sJWrNiLIBPOogGs2as= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=ihbeHqJ3; arc=none smtp.client-ip=198.175.65.9 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1706059043; x=1737595043; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=yf/C8zWO8pYJeNeDwU13LG1tKl8LbfCbMbVHrALRRMo=; b=ihbeHqJ3rAO9Blw8VFkEfrk99dD+/qQwhxt5LvCF3NPJoGs391+AeTTF asYHCAuOtmlKUrzyhxZDQ31UhijZDSxvMcZSsYnQsVYDxT0VNiF8f7zfI FTYhkBw9fOowJzDukSlboWDlMejr8OcwN5dxQRWgmVJBFQhVYabjyCXGD of35OrshJPtM8jzAvAMCjWC2cqo0UgkT9VacpYbROlyfRKsltiQ+JuDZ9 V/H/rulTraa1r6yz2QuFw8WsFF3L8ZSNq0slULpJVxnY7hI/0fy++/7vR Cq4IEuB8OYiT+23S/qpPPypIGccdQasKJATfzD2BthEZ5ESR+z3p5L35Y Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10962"; a="20263051" X-IronPort-AV: E=Sophos;i="6.05,215,1701158400"; d="scan'208";a="20263051" Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by orvoesa101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Jan 2024 17:17:22 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10962"; a="1117463617" X-IronPort-AV: E=Sophos;i="6.05,215,1701158400"; d="scan'208";a="1117463617" Received: from binbinwu-mobl.ccr.corp.intel.com (HELO [10.238.10.49]) ([10.238.10.49]) by fmsmga005-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 Jan 2024 17:17:17 -0800 Message-ID: <7cc28677-f7d1-4aba-8557-66c685115074@linux.intel.com> Date: Wed, 24 Jan 2024 09:17:15 +0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v18 023/121] KVM: TDX: Make KVM_CAP_MAX_VCPUS backend specific To: isaku.yamahata@intel.com Cc: kvm@vger.kernel.org, linux-kernel@vger.kernel.org, isaku.yamahata@gmail.com, Paolo Bonzini , erdemaktas@google.com, Sean Christopherson , Sagi Shahar , Kai Huang , chen.bo@intel.com, hang.yuan@intel.com, tina.zhang@intel.com References: From: Binbin Wu In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 1/23/2024 7:52 AM, isaku.yamahata@intel.com wrote: > From: Isaku Yamahata > > TDX has its own limitation on the maximum number of vcpus that the guest > can accommodate. Allow x86 kvm backend to implement its own KVM_ENABLE_CAP > handler and implement TDX backend for KVM_CAP_MAX_VCPUS. user space VMM, > e.g. qemu, can specify its value instead of KVM_MAX_VCPUS. For legacy VM, KVM just provides the interface to query the max_vcpus. Why TD needs to provide a interface for userspace to set the limitation? What's the scenario? > > Signed-off-by: Isaku Yamahata > --- > v18: > - use TDX instead of "x86, tdx" in subject > - use min(max_vcpu, TDX_MAX_VCPU) instead of > min3(max_vcpu, KVM_MAX_VCPU, TDX_MAX_VCPU) > - make "if (KVM_MAX_VCPU) and if (TDX_MAX_VCPU)" into one if statement > --- > arch/x86/include/asm/kvm-x86-ops.h | 2 ++ > arch/x86/include/asm/kvm_host.h | 2 ++ > arch/x86/kvm/vmx/main.c | 22 ++++++++++++++++++++++ > arch/x86/kvm/vmx/tdx.c | 29 +++++++++++++++++++++++++++++ > arch/x86/kvm/vmx/x86_ops.h | 5 +++++ > arch/x86/kvm/x86.c | 4 ++++ > 6 files changed, 64 insertions(+) > > diff --git a/arch/x86/include/asm/kvm-x86-ops.h b/arch/x86/include/asm/kvm-x86-ops.h > index 943b21b8b106..2f976c0f3116 100644 > --- a/arch/x86/include/asm/kvm-x86-ops.h > +++ b/arch/x86/include/asm/kvm-x86-ops.h > @@ -21,6 +21,8 @@ KVM_X86_OP(hardware_unsetup) > KVM_X86_OP(has_emulated_msr) > KVM_X86_OP(vcpu_after_set_cpuid) > KVM_X86_OP(is_vm_type_supported) > +KVM_X86_OP_OPTIONAL(max_vcpus); > +KVM_X86_OP_OPTIONAL(vm_enable_cap) > KVM_X86_OP(vm_init) > KVM_X86_OP_OPTIONAL(vm_destroy) > KVM_X86_OP_OPTIONAL_RET0(vcpu_precreate) > diff --git a/arch/x86/include/asm/kvm_host.h b/arch/x86/include/asm/kvm_host.h > index 26f4668b0273..db44a92e5659 100644 > --- a/arch/x86/include/asm/kvm_host.h > +++ b/arch/x86/include/asm/kvm_host.h > @@ -1602,7 +1602,9 @@ struct kvm_x86_ops { > void (*vcpu_after_set_cpuid)(struct kvm_vcpu *vcpu); > > bool (*is_vm_type_supported)(unsigned long vm_type); > + int (*max_vcpus)(struct kvm *kvm); > unsigned int vm_size; > + int (*vm_enable_cap)(struct kvm *kvm, struct kvm_enable_cap *cap); > int (*vm_init)(struct kvm *kvm); > void (*vm_destroy)(struct kvm *kvm); > > diff --git a/arch/x86/kvm/vmx/main.c b/arch/x86/kvm/vmx/main.c > index 50da807d7aea..4611f305a450 100644 > --- a/arch/x86/kvm/vmx/main.c > +++ b/arch/x86/kvm/vmx/main.c > @@ -6,6 +6,7 @@ > #include "nested.h" > #include "pmu.h" > #include "tdx.h" > +#include "tdx_arch.h" > > static bool enable_tdx __ro_after_init; > module_param_named(tdx, enable_tdx, bool, 0444); > @@ -16,6 +17,17 @@ static bool vt_is_vm_type_supported(unsigned long type) > (enable_tdx && tdx_is_vm_type_supported(type)); > } > > +static int vt_max_vcpus(struct kvm *kvm) > +{ > + if (!kvm) > + return KVM_MAX_VCPUS; > + > + if (is_td(kvm)) > + return min(kvm->max_vcpus, TDX_MAX_VCPUS); > + > + return kvm->max_vcpus; > +} > + > static int vt_hardware_enable(void) > { > int ret; > @@ -54,6 +66,14 @@ static void vt_hardware_unsetup(void) > vmx_hardware_unsetup(); > } > > +static int vt_vm_enable_cap(struct kvm *kvm, struct kvm_enable_cap *cap) > +{ > + if (is_td(kvm)) > + return tdx_vm_enable_cap(kvm, cap); > + > + return -EINVAL; > +} > + > static int vt_vm_init(struct kvm *kvm) > { > if (is_td(kvm)) > @@ -91,7 +111,9 @@ struct kvm_x86_ops vt_x86_ops __initdata = { > .has_emulated_msr = vmx_has_emulated_msr, > > .is_vm_type_supported = vt_is_vm_type_supported, > + .max_vcpus = vt_max_vcpus, > .vm_size = sizeof(struct kvm_vmx), > + .vm_enable_cap = vt_vm_enable_cap, > .vm_init = vt_vm_init, > .vm_destroy = vmx_vm_destroy, > > diff --git a/arch/x86/kvm/vmx/tdx.c b/arch/x86/kvm/vmx/tdx.c > index 8c463407f8a8..876ad7895b88 100644 > --- a/arch/x86/kvm/vmx/tdx.c > +++ b/arch/x86/kvm/vmx/tdx.c > @@ -100,6 +100,35 @@ struct tdx_info { > /* Info about the TDX module. */ > static struct tdx_info *tdx_info; > > +int tdx_vm_enable_cap(struct kvm *kvm, struct kvm_enable_cap *cap) > +{ > + int r; > + > + switch (cap->cap) { > + case KVM_CAP_MAX_VCPUS: { > + if (cap->flags || cap->args[0] == 0) > + return -EINVAL; > + if (cap->args[0] > KVM_MAX_VCPUS || > + cap->args[0] > TDX_MAX_VCPUS) > + return -E2BIG; > + > + mutex_lock(&kvm->lock); > + if (kvm->created_vcpus) > + r = -EBUSY; > + else { > + kvm->max_vcpus = cap->args[0]; > + r = 0; > + } > + mutex_unlock(&kvm->lock); > + break; > + } > + default: > + r = -EINVAL; > + break; > + } > + return r; > +} > + > static int tdx_get_capabilities(struct kvm_tdx_cmd *cmd) > { > struct kvm_tdx_capabilities __user *user_caps; > diff --git a/arch/x86/kvm/vmx/x86_ops.h b/arch/x86/kvm/vmx/x86_ops.h > index 6e238142b1e8..3a3be66888da 100644 > --- a/arch/x86/kvm/vmx/x86_ops.h > +++ b/arch/x86/kvm/vmx/x86_ops.h > @@ -139,12 +139,17 @@ int __init tdx_hardware_setup(struct kvm_x86_ops *x86_ops); > void tdx_hardware_unsetup(void); > bool tdx_is_vm_type_supported(unsigned long type); > > +int tdx_vm_enable_cap(struct kvm *kvm, struct kvm_enable_cap *cap); > int tdx_vm_ioctl(struct kvm *kvm, void __user *argp); > #else > static inline int tdx_hardware_setup(struct kvm_x86_ops *x86_ops) { return -EOPNOTSUPP; } > static inline void tdx_hardware_unsetup(void) {} > static inline bool tdx_is_vm_type_supported(unsigned long type) { return false; } > > +static inline int tdx_vm_enable_cap(struct kvm *kvm, struct kvm_enable_cap *cap) > +{ > + return -EINVAL; > +}; > static inline int tdx_vm_ioctl(struct kvm *kvm, void __user *argp) { return -EOPNOTSUPP; } > #endif > > diff --git a/arch/x86/kvm/x86.c b/arch/x86/kvm/x86.c > index dd3a23d56621..a1389ddb1b33 100644 > --- a/arch/x86/kvm/x86.c > +++ b/arch/x86/kvm/x86.c > @@ -4726,6 +4726,8 @@ int kvm_vm_ioctl_check_extension(struct kvm *kvm, long ext) > break; > case KVM_CAP_MAX_VCPUS: > r = KVM_MAX_VCPUS; > + if (kvm_x86_ops.max_vcpus) > + r = static_call(kvm_x86_max_vcpus)(kvm); > break; > case KVM_CAP_MAX_VCPU_ID: > r = KVM_MAX_VCPU_IDS; > @@ -6683,6 +6685,8 @@ int kvm_vm_ioctl_enable_cap(struct kvm *kvm, > break; > default: > r = -EINVAL; > + if (kvm_x86_ops.vm_enable_cap) > + r = static_call(kvm_x86_vm_enable_cap)(kvm, cap); > break; > } > return r;