Received: by 2002:a05:7412:5112:b0:fa:6e18:a558 with SMTP id fm18csp1168893rdb; Wed, 24 Jan 2024 07:00:06 -0800 (PST) X-Google-Smtp-Source: AGHT+IEh9FjjfcamqYfcZFXvG2Aov1u5gGkQ7GSskTnrzp52U6IVgto5KbmGHtfVwqoto/j1bJTg X-Received: by 2002:a05:6870:c192:b0:214:af13:5a36 with SMTP id h18-20020a056870c19200b00214af135a36mr978211oad.79.1706108405414; Wed, 24 Jan 2024 07:00:05 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706108405; cv=pass; d=google.com; s=arc-20160816; b=iJJniuUcpWbGpxJIPTeXGfRCDhR8GjV0FupuQYBxtu+4zYORxVMMwCJgA4KujFzB1C HTN7/jqjuwLOqC7iz8Qdsb9EMoMBM1Hs+aQD6mziUx3FaK8Vi9mqaAS9UE5P8milrONc FkdHy7IISAje3lqWa/4X296dB5zTYFsqrITu9GmClswRqsfD68BuNhxvyMI3GoULeHsE ECnJMzBKv3bIHJXtzsBxquaEVDgyAvu6ij5IwsGGxbMsUmAHc03zJaCjLnbhhNKjNQbq DeSK6fpeQY1VvndhweBssEGrPAA4xKiuI5kFWmqgYJ5I2LpbZS6RFpcypi4Sn6YJmV0/ pXJQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-disposition:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:message-id:subject:cc :to:from:date:dkim-signature; bh=uAYWtrzasjSA2lnZYzrAG9WmtmnQwSwHnhcYKFvprJ0=; fh=1uxjuYp/r5CTDDTRnVVH6lO2vFZzpMW0NyyrvRXxoEQ=; b=LEj20I3QK8X3PH8b85NSQk+6cJJna8lu/hnXl/hdqoSLe11oHJqbZNuIX6SsFUvxGv lS/hXx3CZUdwrPjz2oeV6DLVIulKTZxuTonpIbzGkUt2Ncnxsz8FDjQL07a+uk5US93f IatF/4JptuCWoJhvueJYW58LjqJmMBw+XQG8qlIO8eModVCnYUMH/EfNlSwTuYHt32rx uxHmtDgGbTQGtPIKgi/CVAGK+i0JHK6IfNnub3KmERatoqEWwewAudxbD/nhnyB+87tz /jfHHiEWEP+xIqBoMYkoQqH2LpvWNnBSVWIJyU7nfl1fsvOwOaQov0zFuvSL+Zje9GDJ mgmQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=a6lCvW3e; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-37074-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-37074-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id v15-20020a05622a014f00b0042a32235cf5si9642730qtw.44.2024.01.24.07.00.05 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 24 Jan 2024 07:00:05 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-37074-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=a6lCvW3e; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-37074-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-37074-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 9304B1C23420 for ; Wed, 24 Jan 2024 13:43:36 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 0C9C777F33; Wed, 24 Jan 2024 13:43:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="a6lCvW3e" Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 810DD77F11; Wed, 24 Jan 2024 13:43:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.11 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706103803; cv=none; b=X8IWyRaKa1EmJRCL9erFOyFIg0ParkcVSfA8rktq18aWr09Kdvfdj+nin8KGCFtZ/pLK6MVMopB/JOEseDB7MvVZNM9E0XT7lGBpvMqMC+jHEofoAmx58ScVc/uznuCqJcNZC9a4/hMmR6JdEj9LQw5Y+OfGPbiO3T10ZeQHCuE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706103803; c=relaxed/simple; bh=pNcY14Mdradw21mgFZzaxoOBUtx88NqXXXmsYGda3dk=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=Qq7PXkSlnrOQg0wVkRENFw9MkQ0pcmFmJCzs6Mm+oCKVtntm/1WlcOhXt8aCthd5Uw7ytJrrswTWOXIaXl8HKiqwNx52AwGgBOYGtik11ULnMZV1OZXpl5yfQfLeylpLHmV7lIVJxtB1H07+Xp8mH4ZXcLub5Tt+i6Zss2zr53A= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=a6lCvW3e; arc=none smtp.client-ip=192.198.163.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1706103802; x=1737639802; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=pNcY14Mdradw21mgFZzaxoOBUtx88NqXXXmsYGda3dk=; b=a6lCvW3eF3GmW5IRXuTAO5CSwLdDJwhEXrZ6nxzIGEJQr6ho6yl3kfrm Os1kdml4wbM5J9lCYp3nGtKZa5SURXWZYfQvSx6CSacS7nj6UK5CtZR+Y uoEQIqBNvR5Yc3/Znx+se3ZWpvLBtkMFxTa5VsvFI+naj/v+okY5B4gJh UWSPctU5SR5YgGSZ5OZNM+rRdxWWbmO7Rb3iZQjr7QsFqf46QnIwL4lLB 8reFPiUGiIMo9jRKStQ0lOU3ieXF7kKa+psJc11As0a899yw4oAHoe47e 6ShhcGgKClZwI6fpvmYL9X1Gt+dQrmQ9JYndlewDhOEbn2jcEnB8Qe2fr Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10962"; a="8518045" X-IronPort-AV: E=Sophos;i="6.05,216,1701158400"; d="scan'208";a="8518045" Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by fmvoesa105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Jan 2024 05:43:20 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10962"; a="929686965" X-IronPort-AV: E=Sophos;i="6.05,216,1701158400"; d="scan'208";a="929686965" Received: from kuha.fi.intel.com ([10.237.72.185]) by fmsmga001.fm.intel.com with SMTP; 24 Jan 2024 05:43:15 -0800 Received: by kuha.fi.intel.com (sSMTP sendmail emulation); Wed, 24 Jan 2024 15:43:14 +0200 Date: Wed, 24 Jan 2024 15:43:14 +0200 From: Heikki Krogerus To: AngeloGioacchino Del Regno Cc: gregkh@linuxfoundation.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, matthias.bgg@gmail.com, dmitry.baryshkov@linaro.org, neil.armstrong@linaro.org, andersson@kernel.org, nathan@kernel.org, luca.weiss@fairphone.com, tianping.fang@mediatek.com, linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, kernel@collabora.com Subject: Re: [PATCH v3 2/2] usb: typec: mux: Add ITE IT5205 Alternate Mode Passive MUX driver Message-ID: References: <20240122110446.140226-1-angelogioacchino.delregno@collabora.com> <20240122110446.140226-3-angelogioacchino.delregno@collabora.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20240122110446.140226-3-angelogioacchino.delregno@collabora.com> On Mon, Jan 22, 2024 at 12:04:46PM +0100, AngeloGioacchino Del Regno wrote: > The ITE IT5202 is a USB Type-C Alternate Mode Passive MUX, used for > muxing the SBU lines of a Type-C port with DisplayPort altmode and > also providing an orientation switch. > > Reviewed-by: Dmitry Baryshkov > Signed-off-by: AngeloGioacchino Del Regno Reviewed-by: Heikki Krogerus > --- > drivers/usb/typec/mux/Kconfig | 10 ++ > drivers/usb/typec/mux/Makefile | 1 + > drivers/usb/typec/mux/it5205.c | 294 +++++++++++++++++++++++++++++++++ > 3 files changed, 305 insertions(+) > create mode 100644 drivers/usb/typec/mux/it5205.c > > diff --git a/drivers/usb/typec/mux/Kconfig b/drivers/usb/typec/mux/Kconfig > index d2cb5e733e57..399c7b0983df 100644 > --- a/drivers/usb/typec/mux/Kconfig > +++ b/drivers/usb/typec/mux/Kconfig > @@ -36,6 +36,16 @@ config TYPEC_MUX_INTEL_PMC > control the USB role switch and also the multiplexer/demultiplexer > switches used with USB Type-C Alternate Modes. > > +config TYPEC_MUX_IT5205 > + tristate "ITE IT5205 Type-C USB Alt Mode Passive MUX driver" > + depends on I2C > + select REGMAP_I2C > + help > + Driver for the ITE IT5205 Type-C USB Alternate Mode Passive MUX > + which provides support for muxing DisplayPort and sideband signals > + on a common USB Type-C connector. > + If compiled as a module, the module will be named it5205. > + > config TYPEC_MUX_NB7VPQ904M > tristate "On Semiconductor NB7VPQ904M Type-C redriver driver" > depends on I2C > diff --git a/drivers/usb/typec/mux/Makefile b/drivers/usb/typec/mux/Makefile > index 57dc9ac6f8dc..bb96f30267af 100644 > --- a/drivers/usb/typec/mux/Makefile > +++ b/drivers/usb/typec/mux/Makefile > @@ -4,6 +4,7 @@ obj-$(CONFIG_TYPEC_MUX_FSA4480) += fsa4480.o > obj-$(CONFIG_TYPEC_MUX_GPIO_SBU) += gpio-sbu-mux.o > obj-$(CONFIG_TYPEC_MUX_PI3USB30532) += pi3usb30532.o > obj-$(CONFIG_TYPEC_MUX_INTEL_PMC) += intel_pmc_mux.o > +obj-$(CONFIG_TYPEC_MUX_IT5205) += it5205.o > obj-$(CONFIG_TYPEC_MUX_NB7VPQ904M) += nb7vpq904m.o > obj-$(CONFIG_TYPEC_MUX_PTN36502) += ptn36502.o > obj-$(CONFIG_TYPEC_MUX_WCD939X_USBSS) += wcd939x-usbss.o > diff --git a/drivers/usb/typec/mux/it5205.c b/drivers/usb/typec/mux/it5205.c > new file mode 100644 > index 000000000000..5535932e42cd > --- /dev/null > +++ b/drivers/usb/typec/mux/it5205.c > @@ -0,0 +1,294 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * ITE IT5205 Type-C USB alternate mode passive mux > + * > + * Copyright (c) 2020 MediaTek Inc. > + * Copyright (c) 2024 Collabora Ltd. > + * AngeloGioacchino Del Regno > + * > + */ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +#define IT5205_REG_CHIP_ID(x) (0x4 + (x)) > +#define IT5205FN_CHIP_ID 0x35323035 /* "5205" */ > + > +/* MUX power down register */ > +#define IT5205_REG_MUXPDR 0x10 > +#define IT5205_MUX_POWER_DOWN BIT(0) > + > +/* MUX control register */ > +#define IT5205_REG_MUXCR 0x11 > +#define IT5205_POLARITY_INVERTED BIT(4) > +#define IT5205_DP_USB_CTRL_MASK GENMASK(3, 0) > +#define IT5205_DP 0x0f > +#define IT5205_DP_USB 0x03 > +#define IT5205_USB 0x07 > + > +/* Vref Select Register */ > +#define IT5205_REG_VSR 0x10 > +#define IT5205_VREF_SELECT_MASK GENMASK(5, 4) > +#define IT5205_VREF_SELECT_3_3V 0x00 > +#define IT5205_VREF_SELECT_OFF 0x20 > + > +/* CSBU Over Voltage Protection Register */ > +#define IT5205_REG_CSBUOVPSR 0x1e > +#define IT5205_OVP_SELECT_MASK GENMASK(5, 4) > +#define IT5205_OVP_3_90V 0x00 > +#define IT5205_OVP_3_68V 0x10 > +#define IT5205_OVP_3_62V 0x20 > +#define IT5205_OVP_3_57V 0x30 > + > +/* CSBU Switch Register */ > +#define IT5205_REG_CSBUSR 0x22 > +#define IT5205_CSBUSR_SWITCH BIT(0) > + > +/* Interrupt Switch Register */ > +#define IT5205_REG_ISR 0x25 > +#define IT5205_ISR_CSBU_MASK BIT(4) > +#define IT5205_ISR_CSBU_OVP BIT(0) > + > +struct it5205 { > + struct i2c_client *client; > + struct regmap *regmap; > + struct typec_switch_dev *sw; > + struct typec_mux_dev *mux; > +}; > + > +static int it5205_switch_set(struct typec_switch_dev *sw, enum typec_orientation orientation) > +{ > + struct it5205 *it = typec_switch_get_drvdata(sw); > + > + switch (orientation) { > + case TYPEC_ORIENTATION_NORMAL: > + regmap_update_bits(it->regmap, IT5205_REG_MUXCR, > + IT5205_POLARITY_INVERTED, 0); > + break; > + case TYPEC_ORIENTATION_REVERSE: > + regmap_update_bits(it->regmap, IT5205_REG_MUXCR, > + IT5205_POLARITY_INVERTED, IT5205_POLARITY_INVERTED); > + break; > + case TYPEC_ORIENTATION_NONE: > + fallthrough; > + default: > + regmap_write(it->regmap, IT5205_REG_MUXCR, 0); > + break; > + } > + > + return 0; > +} > + > +static int it5205_mux_set(struct typec_mux_dev *mux, struct typec_mux_state *state) > +{ > + struct it5205 *it = typec_mux_get_drvdata(mux); > + u8 val; > + > + if (state->mode >= TYPEC_STATE_MODAL && > + state->alt->svid != USB_TYPEC_DP_SID) > + return -EINVAL; > + > + switch (state->mode) { > + case TYPEC_STATE_USB: > + val = IT5205_USB; > + break; > + case TYPEC_DP_STATE_C: > + fallthrough; > + case TYPEC_DP_STATE_E: > + val = IT5205_DP; > + break; > + case TYPEC_DP_STATE_D: > + val = IT5205_DP_USB; > + break; > + case TYPEC_STATE_SAFE: > + fallthrough; > + default: > + val = 0; > + break; > + } > + > + return regmap_update_bits(it->regmap, IT5205_REG_MUXCR, > + IT5205_DP_USB_CTRL_MASK, val); > +} > + > +static irqreturn_t it5205_irq_handler(int irq, void *data) > +{ > + struct it5205 *it = data; > + int ret; > + u32 val; > + > + ret = regmap_read(it->regmap, IT5205_REG_ISR, &val); > + if (ret) > + return IRQ_NONE; > + > + if (val & IT5205_ISR_CSBU_OVP) { > + dev_warn(&it->client->dev, "Overvoltage detected!\n"); > + > + /* Reset CSBU */ > + regmap_update_bits(it->regmap, IT5205_REG_CSBUSR, > + IT5205_CSBUSR_SWITCH, 0); > + regmap_update_bits(it->regmap, IT5205_REG_CSBUSR, > + IT5205_CSBUSR_SWITCH, IT5205_CSBUSR_SWITCH); > + } > + > + return IRQ_HANDLED; > +} > + > +static void it5205_enable_ovp(struct it5205 *it) > +{ > + /* Select Vref 3.3v */ > + regmap_update_bits(it->regmap, IT5205_REG_VSR, > + IT5205_VREF_SELECT_MASK, IT5205_VREF_SELECT_3_3V); > + > + /* Trigger OVP at 3.68V */ > + regmap_update_bits(it->regmap, IT5205_REG_CSBUOVPSR, > + IT5205_OVP_SELECT_MASK, IT5205_OVP_3_68V); > + > + /* Unmask OVP interrupt */ > + regmap_update_bits(it->regmap, IT5205_REG_ISR, > + IT5205_ISR_CSBU_MASK, 0); > + > + /* Enable CSBU Interrupt */ > + regmap_update_bits(it->regmap, IT5205_REG_CSBUSR, > + IT5205_CSBUSR_SWITCH, IT5205_CSBUSR_SWITCH); > +} > + > +static const struct regmap_config it5205_regmap = { > + .max_register = 0x2f, > + .reg_bits = 8, > + .val_bits = 8, > +}; > + > +static int it5205_probe(struct i2c_client *client) > +{ > + struct typec_switch_desc sw_desc = { }; > + struct typec_mux_desc mux_desc = { }; > + struct device *dev = &client->dev; > + struct it5205 *it; > + u32 val, chipid = 0; > + int i, ret; > + > + it = devm_kzalloc(dev, sizeof(*it), GFP_KERNEL); > + if (!it) > + return -ENOMEM; > + > + ret = devm_regulator_get_enable(dev, "vcc"); > + if (ret) > + return dev_err_probe(dev, ret, "Failed to get regulator\n"); > + > + it->client = client; > + > + it->regmap = devm_regmap_init_i2c(client, &it5205_regmap); > + if (IS_ERR(it->regmap)) > + return dev_err_probe(dev, PTR_ERR(it->regmap), > + "Failed to init regmap\n"); > + > + /* IT5205 needs a long time to power up after enabling regulator */ > + msleep(50); > + > + /* Unset poweroff bit */ > + ret = regmap_write(it->regmap, IT5205_REG_MUXPDR, 0); > + if (ret) > + return dev_err_probe(dev, ret, "Failed to set power on\n"); > + > + /* Read the 32 bits ChipID */ > + for (i = 3; i >= 0; i--) { > + ret = regmap_read(it->regmap, IT5205_REG_CHIP_ID(i), &val); > + if (ret) > + return ret; > + > + chipid |= val << (i * 8); > + } > + > + if (chipid != IT5205FN_CHIP_ID) > + return dev_err_probe(dev, -EINVAL, > + "Unknown ChipID 0x%x\n", chipid); > + > + /* Initialize as USB mode with default (non-inverted) polarity */ > + ret = regmap_write(it->regmap, IT5205_REG_MUXCR, IT5205_USB); > + if (ret) > + return dev_err_probe(dev, ret, "Cannot set mode to USB\n"); > + > + sw_desc.drvdata = it; > + sw_desc.fwnode = dev_fwnode(dev); > + sw_desc.set = it5205_switch_set; > + > + it->sw = typec_switch_register(dev, &sw_desc); > + if (IS_ERR(it->sw)) > + return dev_err_probe(dev, PTR_ERR(it->sw), > + "failed to register typec switch\n"); > + > + mux_desc.drvdata = it; > + mux_desc.fwnode = dev_fwnode(dev); > + mux_desc.set = it5205_mux_set; > + > + it->mux = typec_mux_register(dev, &mux_desc); > + if (IS_ERR(it->mux)) { > + typec_switch_unregister(it->sw); > + return dev_err_probe(dev, PTR_ERR(it->mux), > + "failed to register typec mux\n"); > + } > + > + i2c_set_clientdata(client, it); > + > + if (of_property_read_bool(dev->of_node, "ite,ovp-enable") && client->irq) { > + it5205_enable_ovp(it); > + > + ret = devm_request_threaded_irq(dev, client->irq, NULL, > + it5205_irq_handler, > + IRQF_ONESHOT, dev_name(dev), it); > + if (ret) { > + typec_mux_unregister(it->mux); > + typec_switch_unregister(it->sw); > + return dev_err_probe(dev, ret, "Failed to request irq\n"); > + } > + } > + > + return 0; > +} > + > +static void it5205_remove(struct i2c_client *client) > +{ > + struct it5205 *it = i2c_get_clientdata(client); > + > + typec_mux_unregister(it->mux); > + typec_switch_unregister(it->sw); > +} > + > +static const struct i2c_device_id it5205_table[] = { > + { "it5205" }, > + { /* sentinel */ } > +}; > +MODULE_DEVICE_TABLE(i2c, it5205_table); > + > +static const struct of_device_id it5205_of_table[] = { > + { .compatible = "ite,it5205" }, > + { /* sentinel */ } > +}; > +MODULE_DEVICE_TABLE(of, it5205_of_table); > + > +static struct i2c_driver it5205_driver = { > + .driver = { > + .name = "it5205", > + .of_match_table = it5205_of_table, > + }, > + .probe = it5205_probe, > + .remove = it5205_remove, > + .id_table = it5205_table, > +}; > +module_i2c_driver(it5205_driver); > + > +MODULE_AUTHOR("Tianping Fang "); > +MODULE_AUTHOR("AngeloGioacchino Del Regno "); > +MODULE_DESCRIPTION("ITE IT5205 alternate mode passive MUX driver"); > +MODULE_LICENSE("GPL"); > -- > 2.43.0 -- heikki