Received: by 2002:a05:7412:5112:b0:fa:6e18:a558 with SMTP id fm18csp1477660rdb; Wed, 24 Jan 2024 17:38:15 -0800 (PST) X-Google-Smtp-Source: AGHT+IGW0gTHX+7LGAIqj6hEJkEhXpjm4mH21PuYw89YobcBaRmKxBErj6YU0KC0AF1HDW/Nvrnv X-Received: by 2002:a17:903:607:b0:1d8:4a55:6efc with SMTP id kg7-20020a170903060700b001d84a556efcmr196427plb.113.1706146694958; Wed, 24 Jan 2024 17:38:14 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706146694; cv=pass; d=google.com; s=arc-20160816; b=vLtwk7sGd96rlp9gwpg2+85QhtBoGO3rEKp0QuxK0/SCbUbjK3hqGygiHoaynqIqUR un6qqpub6rpdqdOsxGgtvvlIe/Al8+SFBQSWjAzITusnzje2LKg0BarM+4F8TLVJX6wZ hpvT95F/qbDZRFnkshky8h28fSZarztQjz8cANKFGP1X9KJOlpdOOd+i8WxpXMcnG3sd CSeH5rIWV7MFtb0e/6hn28EmEWWnwbTqfCRJxxnvVQSLK4rOfnQ/fccR0E21cIOMksZ0 CeAeelqYCdeguTxFKkvTzR/E2YzzRsTNFdAHXX2sW0jfJ9NJXGIdkLQNX0faifOndAWF gm/Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:references:cc:to:subject :user-agent:mime-version:list-unsubscribe:list-subscribe:list-id :precedence:date:message-id:dkim-signature; bh=2BD+ltlrUALZoNTLjGYmD4ZhMqhO4AlHn7jntV/n4m0=; fh=0YANFTjvf7htX2ZpkBDoR3cAwVLgXsWD1eSKvlBHVPM=; b=g3HncVQIblMmFMzhm0KoMpQxxBtTRrWKGz1tm12J3o2nfVI4czlhr6gDxZEKw11ebo jWd/zz7ESbSvr1tM5vJ9/Jy5b/+MfQLOBuDwt9xCSFbgVcRPqlbnofVQYE5uDIZIm1nI Qdlo1f1jsm4RJoV/OByMg6NyPj5OKGM5tj6Nn2abZuqJf1hCQtjxBBCWeY+N8RG3BnW0 xqOizCGxbvhAec7NUcZiiZIKlt2TkELTLPG0N29mMPhxTPGsUgqRFSyUpXNlw9OIk3Gu M9Ezkvk/+T0wp1i4/LbJImG2ffo6icLzHgbrUepsqDghDI7YNoMeNj9+VLjr/ogmb4ND VbXg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=OYuDOTRp; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-37863-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-37863-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id u9-20020a170903124900b001d4af7a3cd3si12804693plh.83.2024.01.24.17.38.14 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 24 Jan 2024 17:38:14 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-37863-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=OYuDOTRp; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-37863-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-37863-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 8E18D281E96 for ; Thu, 25 Jan 2024 01:38:14 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id C4B5F67C49; Thu, 25 Jan 2024 01:38:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="OYuDOTRp" Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1EA916FA7; Thu, 25 Jan 2024 01:38:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706146682; cv=none; b=NP7SdpGad4NA2wI3QZ5BBR3abUyO3X8p5xhskDFzbgv6XaR3QFIzgUk5/gvaBOiLharlxUFTHpN89qxzgEBck1YErnfiha7jTzE+c1ouHxUgUXr9ZwTZLqhMKPv02U7w+TpRcZV3RxVe/5s2iZ4qimdAYR+/QOxBMk9aDpnnNIk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706146682; c=relaxed/simple; bh=kKbAL9TKEjNUxwS/MRgpNa+n44oDh4aNH5ymp5fRE/I=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=d+EPa/c/tGDTrwjajepHSXbaw+OXeKkLnUkttTF9APRDh6gmF9CyQKXTq2SQwML/f7T578mnLGTiDuxIUBhey1KGXfd+VAC23oodgYC3WMIFjFy8smbiS90uZHD6bU4X7LRM+Ud86jpTW0lvavIKY1IQD2FUSYLGdz39AplJWlY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=OYuDOTRp; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 40P1UQp5006518; Thu, 25 Jan 2024 01:37:57 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s= qcppdkim1; bh=2BD+ltlrUALZoNTLjGYmD4ZhMqhO4AlHn7jntV/n4m0=; b=OY uDOTRpjRfI3I+JoeRrejkzWTQTD46YTxq7bMgh2LLajNqLTxu95hNpbjQ/iqVhOG xV5LxR87PhTE+dyK8Sw+2nT7KCsKGEdW070WgI+foD5rBbZ6uqA/tAI3gPae0ILY zvyXSgH4J40sfe5DfJz6m9K1ohAGXC0q78sTS8yVdLGiC0kCokoMLLMftZ2hGuch 5hf6h9k92f4VTOANK9IoWuCZ/wCRg21gbKiaTFdC64XAbOg2raltJ7TYP8Fad9sH 1z9Y7uW0F1nx70XOt2BwNlbbCLBkyKi/UmE4N8wnFi9PbZ4NVBmr9x69mcK82FI+ tlmSF3lYtL+I/uCjnEDQ== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3vtyxyt1ax-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 25 Jan 2024 01:37:57 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 40P1buFP010177 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 25 Jan 2024 01:37:56 GMT Received: from [10.239.132.204] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Wed, 24 Jan 2024 17:37:51 -0800 Message-ID: <0ee2f338-c8fe-4038-a336-0c4da084f7dc@quicinc.com> Date: Thu, 25 Jan 2024 09:37:49 +0800 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 2/2] dt-bindings: pinctrl: qcom: consolidate functions To: Dmitry Baryshkov CC: , , , , , , , , , , References: <20240124023305.15755-1-quic_tengfan@quicinc.com> <20240124023305.15755-3-quic_tengfan@quicinc.com> From: Tengfei Fan In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: nOELyApbQXmcFAZRehL39tO_bx7VWKmP X-Proofpoint-GUID: nOELyApbQXmcFAZRehL39tO_bx7VWKmP X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-01-24_12,2024-01-24_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 malwarescore=0 mlxscore=0 adultscore=0 phishscore=0 mlxlogscore=999 bulkscore=0 spamscore=0 priorityscore=1501 clxscore=1015 suspectscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2401190000 definitions=main-2401250010 On 1/24/2024 11:34 AM, Dmitry Baryshkov wrote: > On Wed, 24 Jan 2024 at 04:34, Tengfei Fan wrote: >> >> Functions are consolidated in SM4450 tlmm driver, also consolidate these >> functions in SM4450 tlmm binding file. > > This must be described as a bugfix in schema rather than just "consolidation". > > Also: > > Fixes: 7bf8b78f86db ("dt-bindings: pinctrl: qcom: Add SM4450 pinctrl") I will update this commit message to make commit message clearer. > >> >> Signed-off-by: Tengfei Fan >> --- >> .../bindings/pinctrl/qcom,sm4450-tlmm.yaml | 51 +++++++------------ >> 1 file changed, 17 insertions(+), 34 deletions(-) >> >> diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm4450-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sm4450-tlmm.yaml >> index bb675c8ec220..449fe442d3b2 100644 >> --- a/Documentation/devicetree/bindings/pinctrl/qcom,sm4450-tlmm.yaml >> +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm4450-tlmm.yaml >> @@ -72,40 +72,23 @@ $defs: >> description: >> Specify the alternative function to be configured for the specified >> pins. >> - enum: [ gpio, atest_char, atest_char0, atest_char1, atest_char2, >> - atest_char3, atest_usb0, atest_usb00, atest_usb01, atest_usb02, >> - atest_usb03, audio_ref, cam_mclk, cci_async, cci_i2c, >> - cci_timer0, cci_timer1, cci_timer2, cci_timer3, cci_timer4, >> - cmu_rng0, cmu_rng1, cmu_rng2, cmu_rng3, coex_uart1, cri_trng, >> - cri_trng0, cri_trng1, dbg_out, ddr_bist, ddr_pxi0, ddr_pxi1, >> - dp0_hot, gcc_gp1, gcc_gp2, gcc_gp3, host2wlan_sol, ibi_i3c, >> - jitter_bist, mdp_vsync, mdp_vsync0, mdp_vsync1, mdp_vsync2, >> - mdp_vsync3, mi2s0_data0, mi2s0_data1, mi2s0_sck, mi2s0_ws, >> - mi2s2_data0, mi2s2_data1, mi2s2_sck, mi2s2_ws, mi2s_mclk0, >> - mi2s_mclk1, nav_gpio0, nav_gpio1, nav_gpio2, pcie0_clk, >> - phase_flag0, phase_flag1, phase_flag10, phase_flag11, >> - phase_flag12, phase_flag13, phase_flag14, phase_flag15, >> - phase_flag16, phase_flag17, phase_flag18, phase_flag19, >> - phase_flag2, phase_flag20, phase_flag21, phase_flag22, >> - phase_flag23, phase_flag24, phase_flag25, phase_flag26, >> - phase_flag27, phase_flag28, phase_flag29, phase_flag3, >> - phase_flag30, phase_flag31, phase_flag4, phase_flag5, >> - phase_flag6, phase_flag7, phase_flag8, phase_flag9, >> - pll_bist, pll_clk, prng_rosc0, prng_rosc1, prng_rosc2, >> - prng_rosc3, qdss_cti, qdss_gpio, qdss_gpio0, qdss_gpio1, >> - qdss_gpio10, qdss_gpio11, qdss_gpio12, qdss_gpio13, qdss_gpio14, >> - qdss_gpio15, qdss_gpio2, qdss_gpio3, qdss_gpio4, qdss_gpio5, >> - qdss_gpio6, qdss_gpio7, qdss_gpio8, qdss_gpio9, qlink0_enable, >> - qlink0_request, qlink0_wmss, qlink1_enable, qlink1_request, >> - qlink1_wmss, qlink2_enable, qlink2_request, qlink2_wmss, >> - qup0_se0, qup0_se1, qup0_se2, qup0_se3, qup0_se4, qup0_se5, >> - qup0_se6, qup0_se7, qup1_se0, qup1_se1, qup1_se2, qup1_se3, >> - qup1_se4, qup1_se5, qup1_se6, sd_write, tb_trig, tgu_ch0, >> - tgu_ch1, tgu_ch2, tgu_ch3, tmess_prng0, tmess_prng1, >> - tmess_prng2, tmess_prng3, tsense_pwm1, tsense_pwm2, uim0_clk, >> - uim0_data, uim0_present, uim0_reset, uim1_clk, uim1_data, >> - uim1_present, uim1_reset, usb0_hs, usb0_phy, vfr_0, vfr_1, >> - vsense_trigger ] >> + enum: [ gpio, atest_char, atest_usb0, audio_ref_clk, cam_mclk, >> + cci_async_in0, cci_i2c, cci, cmu_rng, coex_uart1_rx, >> + coex_uart1_tx, cri_trng, dbg_out_clk, ddr_bist, >> + ddr_pxi0_test, ddr_pxi1_test, gcc_gp1_clk, gcc_gp2_clk, >> + gcc_gp3_clk, host2wlan_sol, ibi_i3c_qup0, ibi_i3c_qup1, >> + jitter_bist_ref, mdp_vsync0_out, mdp_vsync1_out, >> + mdp_vsync2_out, mdp_vsync3_out, mdp_vsync, nav, >> + pcie0_clk_req, phase_flag, pll_bist_sync, pll_clk_aux, >> + prng_rosc, qdss_cti_trig0, qdss_cti_trig1, qdss_gpio, >> + qlink0_enable, qlink0_request, qlink0_wmss_reset, >> + qup0_se0, qup0_se1, qup0_se2, qup0_se3, qup0_se4, >> + qup1_se0, qup1_se1, qup1_se2, qup1_se2_l2, qup1_se3, >> + qup1_se4, sd_write_protect, tb_trig_sdc1, tb_trig_sdc2, >> + tgu_ch0_trigout, tgu_ch1_trigout, tgu_ch2_trigout, >> + tgu_ch3_trigout, tmess_prng, tsense_pwm1_out, >> + tsense_pwm2_out, uim0, uim1, usb0_hs_ac, usb0_phy_ps, >> + vfr_0_mira, vfr_0_mirb, vfr_1, vsense_trigger_mirnat ] >> >> required: >> - pins >> -- >> 2.17.1 >> >> > > -- Thx and BRs, Tengfei Fan