Received-SPF: pass (google.com: domain of linux-kernel+bounces-38478-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
From: "Peng Fan (OSS)" <peng.fan@oss.nxp.com>
Date: Thu, 25 Jan 2024 19:09:49 +0800
Subject: [PATCH v2 3/3] clocksource/drivers/imx-sysctr: support i.MX95
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240125-imx-sysctr-v2-3-7332470cd7ae@nxp.com>
References: <20240125-imx-sysctr-v2-0-7332470cd7ae@nxp.com>
In-Reply-To: <20240125-imx-sysctr-v2-0-7332470cd7ae@nxp.com>
To: Daniel Lezcano <daniel.lezcano@linaro.org>, 
 Thomas Gleixner <tglx@linutronix.de>, Rob Herring <robh+dt@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Bai Ping <ping.bai@nxp.com>, 
 Shawn Guo <shawnguo@kernel.org>, Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>, NXP Linux Team <linux-imx@nxp.com>, 
 Marco Felsch <m.felsch@pengutronix.de>
Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, 
 linux-arm-kernel@lists.infradead.org, Peng Fan <peng.fan@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: DU0PR04MB9417:EE_|PA4PR04MB8013:EE_
X-MS-Office365-Filtering-Correlation-Id: 6dbe8eb3-51b2-4523-cb2e-08dc1d9594ec
X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info:
	Ji3JYLCtVMTgvY7umRPh4Dy+TTsIbbfG+MBkIyddiS6KCXtmn3zaMxBH9cV7VdZVa2nSd0QiacVvFzCpFEZ55oPW+XfFq7CEWFUAcEKB0NFk1qgqyloLGN5Z5J/ypAoX/6sZByB+jV+voQLeWNK2+vV2XhU4bSbi0oF6bpdAZoZruILrSbRaZMsMvaCkFXcbP/g+8TAgjXL6zXXMmK42BMbv01RlVcgRarAQZmBulxWXfK22N/OnBy6dUKbB6EfhnDAkZuaOm+bOd617hDZ5n2r8yUrlt/yeA+sjYBSOwm4QhUFmmR37+Qb+LaG00Hndgbwyv1Yx2NIvrzoeaUL/8PXBQHh9OwzmA/4x0xxQz7e8d59NlsfaR6KXjfF4v1DQQ0NfyQlmeCCzgc/UAbGM8LwApF944tL2UaLZ+PCiJ90+OZXQF+dxlj+/ow/xtzlJJWNRuxn+9ZWP31eIAGY/vrHPEH2Fl0QTeqsm4xg1sUW5jQYzvpXqEGwxTbTHS+k23DyB4Ab1ff6xPU+Wg+CCNOPsilf37lAC4P38+eQ2Q7ygB4lG4v/vUlzxUfd5Jw4rlG8nMd9pp2pYHCRINh+8Mws+lrtAk0nuAzT64VW7ux/G8NixWS/8ojf7aKJHTdnWvTvazyvOLU514mqL7+MHmQ==
X-Forefront-Antispam-Report:
	CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(396003)(136003)(39860400002)(366004)(376002)(346002)(230922051799003)(1800799012)(64100799003)(186009)(451199024)(4326008)(2906002)(8936002)(110136005)(7416002)(66476007)(8676002)(5660300002)(66946007)(83380400001)(26005)(38350700005)(86362001)(36756003)(66556008)(316002)(921011)(52116002)(6486002)(9686003)(6512007)(6506007)(478600001)(41300700001)(38100700002);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?cXRRTkRtb1BpK09ROVg5Yk9Lc0pRaTFYZWRyY0pNa201dWRjaGFyV29VT05s?=
 =?utf-8?B?ZnQ0cHpVbXNrOG1FdTFKeTFvUU9qRklPSzhSbTJJMWRxM1ZCdW1TcHdEbjhV?=
 =?utf-8?B?MktXbzN6aXRJKzY1L1NxbmlpR0VYVUVYa0dMLysrbzY2eWJldlpPaUgwOXFi?=
 =?utf-8?B?clphNmxuOHBEQ3c3bFVDY1poTlpiaUdGbVFvcDM0and4SC9lWDlCS1g2NlBM?=
 =?utf-8?B?djVxTTFBWXNtVkpsRHh5YXBsczRlaWJIVVVwN2NUdGkySGUrc2djdjh3MHNh?=
 =?utf-8?B?bnY2RDh0b0RkcERKVEpQWWpCZVFPTy83bTZVR0RVSTRIUDFYbWpvUzBwd1FP?=
 =?utf-8?B?VUZ4NG5sZVJtd1pUazVXMzRpSXAwdmhNWHZXNE9vTHBNUzZrNktQOVIvY2tu?=
 =?utf-8?B?d25kcFBHdXBWbHlhUllGSW1RMVhpSVFGd0JDc1dDTzMxSDFlRXlVK3RKOGlX?=
 =?utf-8?B?dDBCVVhjSThuZ2U3Wkx3UkhGUUtIWm9uZzk3S0Y4QzBFa3NrYTFnRHlEMnlk?=
 =?utf-8?B?TmxBVTBpRVVjQVFjQkEwWlh0SW1CSnJMSmpZOU5GdnhrTll5cFBaMHQxRVg4?=
 =?utf-8?B?ZEgxNTRNcGdjSTRmTVlDTE4wcmFDVUpxT3ZpUnNIN0RiY2pmeHFTdHBGNUI4?=
 =?utf-8?B?SDNIQWU1VnBGL2ZOeVlUME1vWWlyK2gvOW5HTWVOd0xyYkE3Yk1lMUZLY21Y?=
 =?utf-8?B?dHlQTHliUkh3blJTcXdVeE45VGZ5R1lpSG1DZDA1U1kvU3NLeGZxaVBhVjZN?=
 =?utf-8?B?ckZ5eXBkRWZodDdkOTRGcjZTUkQ3dkZkTDE0b0E0TkJmWWpMaHU1VVRuWHc2?=
 =?utf-8?B?T29xTytPbzdmN2pwSUhta0htSUozS2VoNmwvb1FBWGdOZmJKcmxHamN0Y0xV?=
 =?utf-8?B?V1pmc3E5YlFUMVhNdU5tWERxZ0txZjUrcE5BOTVKNHZ4ZkxZcktDQ2xnNzcw?=
 =?utf-8?B?RVYrQ0ZoUUxTZDltalYwWE5oYjFpMEFqNXg1UGp0RWF5Vnl6QWExdGhIcTRO?=
 =?utf-8?B?QW02TjZxVElJaUVYV3ArMXFyK0swSG5VS3pjNG5kL0FUcE5iWGswSXlTTTZH?=
 =?utf-8?B?Y3VVeGtseVJsZlZQTTdGWTRycG1rUHdEUG9QZk85TllMQnRlQllwdjQ2NzBl?=
 =?utf-8?B?Y1BKU1dYQXVrYm9Talg3R3FwRmNob01jSnhSb3Y4NktaRHc5N2NaRXN5U3BU?=
 =?utf-8?B?dVpCRE9OUzY2RGxZRDZBS3QrZnhlZEt2R2N2ZnR5N0NwaFgyZHVzUVhZSEl5?=
 =?utf-8?B?V3ErQmpacjBaNFZoRFJUK3ZGcHpqNkgxYUpXRzdxQ0dCTlJna3NEdzU0TVkr?=
 =?utf-8?B?UFJaL2hHOFBFNUJtSDlHTTlSazJWUTJXSTRDTlBvajVLNWxzb29MTk0zU3Zl?=
 =?utf-8?B?MmYxekdnQ2pDVGFCbU5NRldOZmcwREZzUzVlV0dQMWJEbUZSUFhjK1o3RHhs?=
 =?utf-8?B?dHAyWlVIZkpMTXNUN1Z6Q0dmdC9WWFh3TGhRbEpTTFNidVZLNVNkZTYwZmNH?=
 =?utf-8?B?OUE4RmtSWTJHemo5UzdUYkRia2VQZzJGeEdOcWtvbTlqdlFmck9SNmQvckJr?=
 =?utf-8?B?RXk1RXZQdnBvenB0c1JmSzF5YUZ1UVpaZ1BvMlk3L3ZrNi82L1pIRnFKZlZ0?=
 =?utf-8?B?OWdzdFlXa3N2WFFLL043anE5UTJwQmpkN3ZDTEhXWmdwalJxUk9HU2JQSUh2?=
 =?utf-8?B?QTF0dWNHcEIrbll4TGY0SGlqWUxRV0pyZDFXcVFraG4zRytCeklVTnp3YXVD?=
 =?utf-8?B?UHI2K3h5SzJCUXFjWk5iVnIxNi85eUppRzNjbHJZSE5mYkFDOXZmRHZVNTNU?=
 =?utf-8?B?ZnZMbS9DbjJyM0owQ3EzMnlGbnNjWkRQc2lrY1BTRUpTQWVndXI3MG1KTTBH?=
 =?utf-8?B?bDBraFJLRTU3bjBxMHRNS21lSHR6L3RUOXkwYUwza2wxU2tiUmRUbC8rWTlV?=
 =?utf-8?B?M0p2VkdXSWZBVldlODNXS1RVMHE3dGduRFVTUU5FUDEycjUzdnlicnFvUGpx?=
 =?utf-8?B?NldqNzJBYmdEVXFiaWV6QnNFcjNDS2xYeXFVY3YrV05sSkljdG5WK1JwcU05?=
 =?utf-8?B?M0YwNTVJOTMzSWxMdTc0bjZWNktHRXlkYjUwRk9BNmNrelB4NVRDeXIyelRs?=
 =?utf-8?Q?kJY2iNtroJYzNKH20stQlJEMV?=
X-OriginatorOrg: oss.nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 6dbe8eb3-51b2-4523-cb2e-08dc1d9594ec
X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Jan 2024 11:05:46.6599
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: VsNe3H2XsZWR5yYB/im+o7UN+HXlCXIH2DuIDCkQfuLoTaOujpysbPVbDu6SqmTL12GJY5SYGynAkzekBkaFbg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR04MB8013

From: Peng Fan <peng.fan@nxp.com>

To i.MX95 System counter module, we use Read register space to get
the counter, not the Control register space to get the counter, because
System Manager firmware not allow Linux to read Control register space,
so add a new TIMER_OF_DECLARE entry for i.MX95.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
---
 drivers/clocksource/timer-imx-sysctr.c | 53 +++++++++++++++++++++++++++++++---
 1 file changed, 49 insertions(+), 4 deletions(-)

diff --git a/drivers/clocksource/timer-imx-sysctr.c b/drivers/clocksource/timer-imx-sysctr.c
index 8d5bfb8470fb..9b7c021c3b46 100644
--- a/drivers/clocksource/timer-imx-sysctr.c
+++ b/drivers/clocksource/timer-imx-sysctr.c
@@ -8,12 +8,15 @@
 #include "timer-of.h"
 
 #define CMP_OFFSET	0x10000
+#define RD_OFFSET	0x20000
 
 #define CNTCV_LO	0x8
 #define CNTCV_HI	0xc
 #define CMPCV_LO	(CMP_OFFSET + 0x20)
 #define CMPCV_HI	(CMP_OFFSET + 0x24)
 #define CMPCR		(CMP_OFFSET + 0x2c)
+#define CNTCV_LO_IMX95	(RD_OFFSET + 0x8)
+#define CNTCV_HI_IMX95	(RD_OFFSET + 0xc)
 
 #define SYS_CTR_EN		0x1
 #define SYS_CTR_IRQ_MASK	0x2
@@ -22,6 +25,8 @@
 
 struct sysctr_private {
 	u32 cmpcr;
+	u32 lo_off;
+	u32 hi_off;
 };
 
 static void sysctr_timer_enable(struct clock_event_device *evt, bool enable)
@@ -46,13 +51,14 @@ static void sysctr_irq_acknowledge(struct clock_event_device *evt)
 static inline u64 sysctr_read_counter(struct clock_event_device *evt)
 {
 	struct timer_of *to = to_timer_of(evt);
+	struct sysctr_private *priv = to->private_data;
 	void __iomem *base = timer_of_base(to);
 	u32 cnt_hi, tmp_hi, cnt_lo;
 
 	do {
-		cnt_hi = readl_relaxed(base + CNTCV_HI);
-		cnt_lo = readl_relaxed(base + CNTCV_LO);
-		tmp_hi = readl_relaxed(base + CNTCV_HI);
+		cnt_hi = readl_relaxed(base + priv->hi_off);
+		cnt_lo = readl_relaxed(base + priv->lo_off);
+		tmp_hi = readl_relaxed(base + priv->hi_off);
 	} while (tmp_hi != cnt_hi);
 
 	return  ((u64) cnt_hi << 32) | cnt_lo;
@@ -126,7 +132,7 @@ static struct timer_of to_sysctr = {
 	},
 };
 
-static int __init sysctr_timer_init(struct device_node *np)
+static int __init __sysctr_timer_init(struct device_node *np)
 {
 	struct sysctr_private *priv;
 	void __iomem *base;
@@ -153,9 +159,48 @@ static int __init sysctr_timer_init(struct device_node *np)
 	base = timer_of_base(&to_sysctr);
 	priv->cmpcr = readl(base + CMPCR) & ~SYS_CTR_EN;
 
+	return 0;
+}
+
+static int __init sysctr_timer_init(struct device_node *np)
+{
+	struct sysctr_private *priv;
+	int ret;
+
+	ret = __sysctr_timer_init(np);
+	if (ret)
+		return ret;
+
+	priv = to_sysctr.private_data;
+	priv->lo_off = CNTCV_LO;
+	priv->hi_off = CNTCV_HI;
+
 	clockevents_config_and_register(&to_sysctr.clkevt,
 					timer_of_rate(&to_sysctr),
 					0xff, 0x7fffffff);
+
 	return 0;
 }
+
+static int __init sysctr_timer_imx95_init(struct device_node *np)
+{
+	struct sysctr_private *priv;
+	int ret;
+
+	ret = __sysctr_timer_init(np);
+	if (ret)
+		return ret;
+
+	priv = to_sysctr.private_data;
+	priv->lo_off = CNTCV_LO_IMX95;
+	priv->hi_off = CNTCV_HI_IMX95;
+
+	clockevents_config_and_register(&to_sysctr.clkevt,
+					timer_of_rate(&to_sysctr),
+					0xff, 0x7fffffff);
+
+	return 0;
+}
+
 TIMER_OF_DECLARE(sysctr_timer, "nxp,sysctr-timer", sysctr_timer_init);
+TIMER_OF_DECLARE(sysctr_timer_imx95, "nxp,imx95-sysctr-timer", sysctr_timer_imx95_init);

-- 
2.37.1