Received-SPF: pass (google.com: domain of linux-kernel+bounces-42125-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
From: William Qiu <william.qiu@starfivetech.com>
To: devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	linux-riscv@lists.infradead.org,
	linux-can@vger.kernel.org
Cc: Emil Renner Berthing <kernel@esmil.dk>,
	Rob Herring <robh+dt@kernel.org>,
	Wolfgang Grandegger <wg@grandegger.com>,
	Philipp Zabel <p.zabel@pengutronix.de>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Marc Kleine-Budde <mkl@pengutronix.de>,
	"David S . Miller" <davem@davemloft.net>,
	Eric Dumazet <edumazet@google.com>,
	Jakub Kicinski <kuba@kernel.org>,
	Paolo Abeni <pabeni@redhat.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	William Qiu <william.qiu@starfivetech.com>
Subject: [PATCH v1 2/4] dt-bindings: can: Add bindings for CAST CAN Controller
Date: Mon, 29 Jan 2024 11:12:37 +0800
Message-Id: <20240129031239.17037-3-william.qiu@starfivetech.com>
In-Reply-To: <20240129031239.17037-1-william.qiu@starfivetech.com>
References: <20240129031239.17037-1-william.qiu@starfivetech.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?VTIQQUI99RZzeRkxhVoq0t3F35PHGcP+RXBxwJweB9s5OfFUsejn2PUmxKlo?=
 =?us-ascii?Q?3IResT8ZgqXvJJRq/KG7DXI5kKzlHL1YAZML2TCgWCPTjXch0cpbqWEci9fG?=
 =?us-ascii?Q?BkIEvckXvtZ7B5MyT9lmTKqQpIw+jdQmjiJYMARroLLZdUrmtVuiENIvcIv/?=
 =?us-ascii?Q?hee2Iheeoq4RjEsIwplIXLyh31dkAMRrcHOcfcfYKOdstHVd3nUvm4TyasR5?=
 =?us-ascii?Q?ZwLyymcYKGPFD3sb4u5vTQxWWF6wHEbobEi4qSsESKJlqylyNlOZXUFtWB7t?=
 =?us-ascii?Q?94U6o86pAtczvt92ztY7aNrc1MNEX6JwCCkuN4NP5OcFj4DGoAanl4YfxvZK?=
 =?us-ascii?Q?vJfppaU6OFqX68juOsnigG0F689aDKJN6GYmNDr6R4BxgHGYY2LbAaH3h0G7?=
 =?us-ascii?Q?eN7VBEH5XvuwxwAW1qq8PDNwU/UpnqetyLhAxWhXGi9sZEzbavd2nB726BAr?=
 =?us-ascii?Q?J9a9k/Z3kkecWzy7sZkS11NSyYdQz6zVS7ZoWzszDXAgAY8HtXQVzUTdMWHc?=
 =?us-ascii?Q?tocIjnLp3nz0OGJmr+27erXBsOsustjGoY8dOjGi8af00t0qHR3OWt1rKdlL?=
 =?us-ascii?Q?LSRHIhT4QkIFrAHJgxHVv7J5PnuhmNfzGKLfTThmbzSjNU4LFt0f1MS9fJUQ?=
 =?us-ascii?Q?to4uKpCe+m5NmJmwu+oiZggMsEXrl58X8eJIBpWda7jeHF9qfIy+b0Gh9otc?=
 =?us-ascii?Q?ZS9TCWty1h+PUu3tOj19ZMY0l0iCe5VYGPDDYtlOUdvMIxi7E6hRGaED2Ah5?=
 =?us-ascii?Q?pZ/XYN0VCJrn9EqrercbQe9HAMDkn1bvgvWVlh3DAmZeuU40wTqvjz9soX6b?=
 =?us-ascii?Q?BAv95nC2fpr42FWXzJyG/Uiivb901BWoCWeZwq8fK1RbILoa6o7U9HXAS2MJ?=
 =?us-ascii?Q?buzoi+xgGRRFrFf8GMlqQnGSiqhA+1NBtC420lH2/elVmjeKGE1F6HBIHOA6?=
 =?us-ascii?Q?GqUT3nsMk7kZ01U2avldhClbZvYnYvnMl8Xkb5xEI3ai/c2ICVUztHcLeWmO?=
 =?us-ascii?Q?aZPVHHnEpgyhu2VIjeDiNg/8qWMHGRHdTfFYIP58u4yV2/WHQEl4ULHr3irv?=
 =?us-ascii?Q?jA93uPIDLkmOudNDvCiZR6vJii7t7QvhMt4WvTl6u/fTGoa4MieV9EgTRUO6?=
 =?us-ascii?Q?RnsITcmFKLx2VAliM7d0GERn7ywUcrmbDIncjPIRaN/QAifPy+6Xzl4KGtce?=
 =?us-ascii?Q?WkCGX9EXv8GJAXGk276ZthMA/gX3CoR94l2Q+bsYUb5K9zg/OPHzW/uSRuQi?=
 =?us-ascii?Q?bWUzZcPxQxeIdSAu9m7Zmj+YgvmaeoG4FseubXV4ieetKw5SMVMc+QFgkeBp?=
 =?us-ascii?Q?RwOWGNmTwto3jpjoM2S8LvQW/1tAwOanLJbxpqPPju2SXvEScK5ObgQiEhN/?=
 =?us-ascii?Q?/imF4shFPmVq4SLICJ2vL+5J2nPKUNYyFC3Hc37gUBZSPRvAzNINDk93V4tZ?=
 =?us-ascii?Q?a46hEn5TKTXxSS8sMXyPkILzJWEw6xTPsAJaPunfmvH/XLY38SGd2aRgYNAM?=
 =?us-ascii?Q?Brm6YUsKtOdib6FiM+HopMBzwPdhE/GmNRA9UgHLV+MW83RHcTYgRp72XkHF?=
 =?us-ascii?Q?RXjFPVOSevqDW9Jo1Gj6pbxyxkN+yc7jjjUAzLQ5mGGL+AjR2g0dxI+JN+5s?=
 =?us-ascii?Q?KQ=3D=3D?=
X-OriginatorOrg: starfivetech.com
X-MS-Exchange-CrossTenant-Network-Message-Id: c453ed54-5ee4-4886-895a-08dc20782e26
X-MS-Exchange-CrossTenant-AuthSource: ZQ0PR01MB1253.CHNPR01.prod.partner.outlook.cn
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Jan 2024 03:12:52.3258
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: qfMV201NMjxlXvLFvf2q3UQAjq+jzZ2V48IU7nFT4g3BHmY5v2QsuPIib2iuiIbQ+o8ACSETKcxSI0M+OB3UOnImZg4+MNMbctnfFqXoudo=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: ZQ0PR01MB1253

Add bindings for CAST CAN Controller

Signed-off-by: William Qiu <william.qiu@starfivetech.com>
---
 .../devicetree/bindings/net/can/cast,can.yaml | 95 +++++++++++++++++++
 1 file changed, 95 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/net/can/cast,can.yaml

diff --git a/Documentation/devicetree/bindings/net/can/cast,can.yaml b/Documentation/devicetree/bindings/net/can/cast,can.yaml
new file mode 100644
index 000000000000..ea52132d9b1c
--- /dev/null
+++ b/Documentation/devicetree/bindings/net/can/cast,can.yaml
@@ -0,0 +1,95 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/net/can/cast,can.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: CAST CAN controller
+
+maintainers:
+  - William Qiu <william.qiu@starfivetech.com>
+
+allOf:
+  - $ref: can-controller.yaml#
+  - if:
+      properties:
+        compatible:
+          contains:
+            const: starfive,can
+    then:
+      required:
+        - starfive,syscon
+
+properties:
+  compatible:
+    enum:
+      - cast,can
+      - cast,canfd
+      - starfive,can
+
+  reg:
+    maxItems: 1
+
+  interrupts:
+    maxItems: 1
+
+  clocks:
+    minItems: 3
+
+  clock-names:
+    items:
+      - const: apb_clk
+      - const: timer_clk
+      - const: can_clk
+
+  resets:
+    minItems: 3
+
+  reset-names:
+    items:
+      - const: rst_apb
+      - const: rst_core
+      - const: rst_timer
+
+  starfive,syscon:
+    $ref: /schemas/types.yaml#/definitions/phandle-array
+    items:
+      - items:
+          - description: phandle to System Register Controller syscon node
+          - description: offset of SYS_SYSCON_NE__SAIF__SYSCFG register for CAN controller
+          - description: shift of SYS_SYSCON_NE__SAIF__SYSCFG register for CAN controller
+          - description: mask of SYS_SYSCON_NE__SAIF__SYSCFG register for CAN controller
+    description:
+      Should be four parameters, the phandle to System Register Controller
+      syscon node and the offset/shift/mask of SYS_SYSCON_NE__SAIF__SYSCFG register
+      for CAN controller.
+
+required:
+  - compatible
+  - reg
+  - interrupts
+  - clocks
+  - clock-names
+  - resets
+  - reset-names
+
+additionalProperties: false
+
+examples:
+  - |
+    can@130d0000{
+        compatible = "starfive,can";
+        reg = <0x130d0000 0x1000>;
+        interrupts = <112>;
+        clocks = <&syscrg 115>,
+                 <&syscrg 116>,
+                 <&syscrg 117>;
+        clock-names = "apb_clk", "timer_clk", "can_clk";
+        resets = <&syscrg 111>,
+                 <&syscrg 112>,
+                 <&syscrg 113>;
+        reset-names = "rst_apb", "rst_core", "rst_timer";
+        starfive,syscon = <&sys_syscon 0x10 0x3 0x8>;
+    };
+
+...
-- 
2.34.1