Received-SPF: pass (google.com: domain of linux-kernel+bounces-43457-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
From: Frank Li <Frank.Li@nxp.com>
To: Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Shawn Guo <shawnguo@kernel.org>,
	Sascha Hauer <s.hauer@pengutronix.de>,
	Pengutronix Kernel Team <kernel@pengutronix.de>,
	Fabio Estevam <festevam@gmail.com>,
	NXP Linux Team <linux-imx@nxp.com>,
	devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS),
	linux-arm-kernel@lists.infradead.org (moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE),
	linux-kernel@vger.kernel.org (open list)
Cc: imx@lists.linux.dev
Subject: [PATCH 2/2] arm64: dts: imx8dxl update edma0 information
Date: Mon, 29 Jan 2024 15:16:32 -0500
Message-Id: <20240129201633.234255-2-Frank.Li@nxp.com>
In-Reply-To: <20240129201633.234255-1-Frank.Li@nxp.com>
References: <20240129201633.234255-1-Frank.Li@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?ZQ1UX2HPBqORU8/3M+ZR5BF/ngXpm0U3eIuGrhC1MYUyyP9IisTJVi5o9iFg?=
 =?us-ascii?Q?lYEvUtLKr0GgR8O5PPXgqJzmMf/SfKBGV52ema6UM26lpQMDQnrIOJAzS0kY?=
 =?us-ascii?Q?ST2IYaoCBnXONzhaQBVm2YL+eXEx9MhRLUiRK/2sfeWftRhJi/SwiF90Xvqg?=
 =?us-ascii?Q?FLhtPSHshK8/lPCPr6HxrW92YGc8LvXgDznBFudZnhr0lNFw32pVhLo/ikNy?=
 =?us-ascii?Q?b88EgCN8MzzdEu1eBdgYvASCwjYFKgQu3S9XVhUfMcqLG+TI8e5IQIQ/gb9m?=
 =?us-ascii?Q?aF/pDn5arGm9IJCxDbzA0AiK4STtIcilyOMTLgDK7ZZR0Gcg4UJMQSbJD+vD?=
 =?us-ascii?Q?Ek8XioO2J/aECE1JFs4WAhfX8YbuJmnLtb9D1IkLUBPPQatU0k2OHR+IYi+y?=
 =?us-ascii?Q?hKe3fuZR9btanTzx6faIxjMLkvznD5DmEOfbCn8ajaUK/YH30LuyecN4qhNQ?=
 =?us-ascii?Q?4X9YuOnxxA8O/xljCm/WjcEmlTQirGnez+kTPsFAECKMkspixZXXeNflqvyo?=
 =?us-ascii?Q?SpVGOI0fZqEX2BA0pk2Ca/HPjUuHsEFG+dk3uHyu2QjqQcc1NjWcpkyEAzU3?=
 =?us-ascii?Q?SO2gJGcchAGv7tt7Pa/be/ZhRVWKV7Z51RnSmLp34dyHs39MuN+7zOuCiyKF?=
 =?us-ascii?Q?onccbm48qMAGdIFF4479QdbqV9mWYBYy+XgbgO9Xfg5rjrDoa9tG0WgRDvwO?=
 =?us-ascii?Q?5yeI6JmJGO6SPDMKY82K2sHfWZKMSEwY22AGv6RKU+EGW6ZRZkRI36zAIh7R?=
 =?us-ascii?Q?xKCfzFEnGdwB5VFRNS9mdHvzTzETebjh6BN6jfGfqENZRI79RV2mj3MiV5qY?=
 =?us-ascii?Q?yA5U2QVyOpUcAlDgnHVBcI1lUSj4Go/cg4JAG8erQOsX8/8UALM/H2LbGOdO?=
 =?us-ascii?Q?7IFlUz/iGZ0IxLAoKsGZvedx5itEu3+/LXHGunIfim6IU9prHkxRFZjLsu4i?=
 =?us-ascii?Q?h8CkdGyLajJnZ00NZbsQX8NjpWW18ds5FZVUhDAQNOQ5XoZl6VDmkkIQi20U?=
 =?us-ascii?Q?LY5980rU4BeUP5EJoZqZ7I5yW5nTpYq/8fJcPOjW9ABI2ygoqceiiLKlkatL?=
 =?us-ascii?Q?ODNSh+LwlFMsBy7ejLb9QDJYJk88XNiSZluZeq99thzQ6SwFhwibYbx1Gnrh?=
 =?us-ascii?Q?xpcKhh8THmM6bRzNx93gZyBvwmmZ2on033SUDY26XzHLyG//qtFpharO0KlQ?=
 =?us-ascii?Q?ZQAyV/K9GvqheSvYfOl7YU1YFYg85cK27DtZYtmDgm3TWu6Bs/NzLtgEcTP3?=
 =?us-ascii?Q?7RQwvwqXxSarJW/3fzc+wZVr2GLahXvsIuzY6T3EsCSdPSuvxZuIgjRiJWra?=
 =?us-ascii?Q?9LWqLUN1aVyf6O/fgnLophHjbBX3ga9ipzDzWpWeX68bjdEvLlaI3y3GAQ6T?=
 =?us-ascii?Q?jNknIZqaG7JcyczZ8OWTUzEHKMh3NAiRBy8gDSqHDzR58jabGrYEblyXY0bd?=
 =?us-ascii?Q?Lw3LQDn4Q6PAqK90B9V45Q4c4uchIH7hgO3aw5nPfoqR2BxQi2foPI9I5gGa?=
 =?us-ascii?Q?Uc+83c4GJffIGOYbXBydTktOq1kFr/DPW8p1hPbMC0VcYxdK+BzWmagd6r5W?=
 =?us-ascii?Q?QEnXmYZcCR0YcyAUI24pjBCDuHXl2c3EhxEtlPSt?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: fac2a3e6-79c3-48bc-d3cc-08dc21073be4
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Jan 2024 20:16:53.4336
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: FaFU48xuwDdg/tPPZ3lyJ3DJhz94wKTyodH/a+kh9/6Z3D6yDfbujAMR395VpcZUnDN3VsWbPZQ/orq/RPjLnA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB7213

edma0 of iMX8DXL is difference with other imx8 chips. Update register's
size, channel number and power-domain.
Update i2c[0-3] channel number information.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 .../boot/dts/freescale/imx8dxl-ss-adma.dtsi   | 65 +++++++++++++++++++
 1 file changed, 65 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi
index 0a477f6318f15..f8fca86babda7 100644
--- a/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi
@@ -15,6 +15,63 @@ &adc0 {
 	interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
 };
 
+&edma0 {
+	reg = <0x591f0000 0x1a0000>;
+	#dma-cells = <3>;
+	dma-channels = <25>;
+	dma-channel-mask = <0x1c0cc0>;
+	interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>, /* asrc 0 */
+		<GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 0   IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 0   IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>, /* spdif0 */
+		<GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 0   IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 0   IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>, /* sai0 */
+		<GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>, /* sai1 */
+		<GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>, /* sai2 */
+		<GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>, /* sai3 */
+		<GIC_SPI 0   IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 0   IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 0   IRQ_TYPE_LEVEL_HIGH>,
+		<GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>, /* gpt0 */
+		<GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>, /* gpt1 */
+		<GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>, /* gpt2 */
+		<GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH>; /* gpt3 */
+	power-domains = <&pd IMX_SC_R_DMA_0_CH0>,
+			<&pd IMX_SC_R_DMA_0_CH1>,
+			<&pd IMX_SC_R_DMA_0_CH2>,
+			<&pd IMX_SC_R_DMA_0_CH3>,
+			<&pd IMX_SC_R_DMA_0_CH4>,
+			<&pd IMX_SC_R_DMA_0_CH5>,
+			<&pd IMX_SC_R_DMA_0_CH6>,
+			<&pd IMX_SC_R_DMA_0_CH7>,
+			<&pd IMX_SC_R_DMA_0_CH8>,
+			<&pd IMX_SC_R_DMA_0_CH9>,
+			<&pd IMX_SC_R_DMA_0_CH10>,
+			<&pd IMX_SC_R_DMA_0_CH11>,
+			<&pd IMX_SC_R_DMA_0_CH12>,
+			<&pd IMX_SC_R_DMA_0_CH13>,
+			<&pd IMX_SC_R_DMA_0_CH14>,
+			<&pd IMX_SC_R_DMA_0_CH15>,
+			<&pd IMX_SC_R_DMA_0_CH16>,
+			<&pd IMX_SC_R_DMA_0_CH17>,
+			<&pd IMX_SC_R_DMA_0_CH18>,
+			<&pd IMX_SC_R_DMA_0_CH19>,
+			<&pd IMX_SC_R_DMA_0_CH20>,
+			<&pd IMX_SC_R_DMA_0_CH21>,
+			<&pd IMX_SC_R_DMA_0_CH22>,
+			<&pd IMX_SC_R_DMA_0_CH23>,
+			<&pd IMX_SC_R_DMA_0_CH24>;
+};
+
 &edma2 {
 	interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>,
 		     <GIC_SPI 289 IRQ_TYPE_LEVEL_HIGH>,
@@ -48,21 +105,29 @@ &edma3 {
 &i2c0 {
 	compatible = "fsl,imx8dxl-lpi2c", "fsl,imx7ulp-lpi2c";
 	interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>;
+	dma-names = "tx","rx";
+	dmas = <&edma3 1 0 0>, <&edma3 0 0 FSL_EDMA_RX>;
 };
 
 &i2c1 {
 	compatible = "fsl,imx8dxl-lpi2c", "fsl,imx7ulp-lpi2c";
 	interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
+	dma-names = "tx","rx";
+	dmas = <&edma3 3 0 0>, <&edma3 2 0 FSL_EDMA_RX>;
 };
 
 &i2c2 {
 	compatible = "fsl,imx8dxl-lpi2c", "fsl,imx7ulp-lpi2c";
 	interrupts = <GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>;
+	dma-names = "tx","rx";
+	dmas = <&edma3 5 0 0>, <&edma3 4 0 FSL_EDMA_RX>;
 };
 
 &i2c3 {
 	compatible = "fsl,imx8dxl-lpi2c", "fsl,imx7ulp-lpi2c";
 	interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
+	dma-names = "tx","rx";
+	dmas = <&edma3 7 0 0>, <&edma3 6 0 FSL_EDMA_RX>;
 };
 
 &lpuart0 {
-- 
2.34.1