Received-SPF: pass (google.com: domain of linux-kernel+bounces-43518-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1;
Date: Mon, 29 Jan 2024 13:22:57 -0800
From: Dan Williams <dan.j.williams@intel.com>
To: Mathieu Desnoyers <mathieu.desnoyers@efficios.com>, Dan Williams
	<dan.j.williams@intel.com>, Vishal Verma <vishal.l.verma@intel.com>, "Dave
 Jiang" <dave.jiang@intel.com>
CC: <linux-kernel@vger.kernel.org>, Mathieu Desnoyers
	<mathieu.desnoyers@efficios.com>, Andrew Morton <akpm@linux-foundation.org>,
	Linus Torvalds <torvalds@linux-foundation.org>, <linux-mm@kvack.org>,
	<linux-arch@vger.kernel.org>, Matthew Wilcox <willy@infradead.org>,
	<linux-cxl@vger.kernel.org>, <nvdimm@lists.linux.dev>
Subject: Re: [RFC PATCH 0/7] Introduce cache_is_aliasing() to fix DAX
 regression
Message-ID: <65b8173160ec8_59028294b3@dwillia2-mobl3.amr.corp.intel.com.notmuch>
References: <20240129210631.193493-1-mathieu.desnoyers@efficios.com>
Content-Type: text/plain; charset="us-ascii"
Content-Disposition: inline
In-Reply-To: <20240129210631.193493-1-mathieu.desnoyers@efficios.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?ryZT/I9SaDFZZPlWVMLCR99jTOfFnjAtK/CUVJHmOsDfp7vKH8S5tQ3mVR3y?=
 =?us-ascii?Q?QNH0SMWJ/01ZHcuxO3tJrD2ffM28bYTL7kDS6LvcOWepiSET5bKq8lUFj8dJ?=
 =?us-ascii?Q?ZKTJT8IH+Fjke77KK+3D1LbrbP0iJdEexv3g1HBUggkL0DD7Ald4UdzHQZmx?=
 =?us-ascii?Q?O35To9sJ5uCMcARKs9HkFZxJpxl7c3/UIicJWszayetfOARcBH3kK/1OiKHK?=
 =?us-ascii?Q?m4TdMec1v8HeDKm+hJXqA01zA2s1Nu9zfWVlo+bfSdu1oJNrWPvv2cGhJb/f?=
 =?us-ascii?Q?oCfowA4hXTbpMrDH8fm4ZEsejicFdjsfEru8oB+ei334FCIu556w+y12O8it?=
 =?us-ascii?Q?PLBVh1NcI8yI4NdRxA2vOCv/GBVb1Jern9RVwpQh3zkQ/jEg0mlHdI757ZOw?=
 =?us-ascii?Q?P0aYebyLLEHzoiZQlMmZPSvQDnDtl5MEvHcLXaUGbDxiPL2LX/TkIiHq0h8L?=
 =?us-ascii?Q?T5TEM9u6axshW+5pt/1bEXkDtfjs2gOgajDwHeKGa4tB3i81wIsR/9A5VTKh?=
 =?us-ascii?Q?M7VTsfaNDJkmC0h+norGzO0F9M+8wg19W/d6RUfZfJ1md48haAhdWpFkCz+O?=
 =?us-ascii?Q?Cuhy8sISalj+FEMwmWR0NnsKYTw3JFbnC0rWWGFJIfpgoEHYEFLxR0OcBExV?=
 =?us-ascii?Q?9tWG19lNbXeISHajOX0JkoA4wvJKCLk2NzgiIAjL994xNCu56F3Ie7iV9qED?=
 =?us-ascii?Q?DMbFhTfb5CTJUsAyQEjvPqOFbgnBpbYBOICUf2kGOoEnas32phXEyyU4mJ5H?=
 =?us-ascii?Q?5tWqVwaxKrMu5jg7j8Op4A03ef4ok7pVtbTWD+Gew5fe4kKH2l0z250OVizv?=
 =?us-ascii?Q?b/t9mSONGDxP+P/mw8Sc4W9i4PMGkTe/RUnZZYs+93kNwJ+jchevieFYRlDo?=
 =?us-ascii?Q?pH5RXVo1y+chUcQM9f7sDFmCh4BQyDA4rjtHx3M89LUNedsdt3TmjYGt6Vaf?=
 =?us-ascii?Q?yhkorypBS/FzUJ915pkxDUDhznaTIUUfIZYSEJweW3x8gD5q7fEVfsu60+M8?=
 =?us-ascii?Q?m8Ve1TBDsZ5JiHAj19cGe9Cw+eb5i5fj1DTK4M3AdodrPnbBKwBUV/5an630?=
 =?us-ascii?Q?xsIfyrB0LntpQ+bEEx+Nu2i9N1QkNBHcRtt3Pb6k8TiNKdwvFT37isgcaEAh?=
 =?us-ascii?Q?3+7GSeJ/EfG/oaUCufhNKieUQok0fBHL/DDTnwMF2W0UFsYD8WDZ5l6diiZo?=
 =?us-ascii?Q?TxRI7hPGGi0nOVgX+GYNRkzmlQuP2a1tHfX408TizHV1pti0TaME40o6Iqok?=
 =?us-ascii?Q?95YlJs2Ro1N1cNOBJZ0s5/v+GOQpRMs8CzAEiflZcqvCCzRS9xyutw+7j1N2?=
 =?us-ascii?Q?BBeUQMLXkMiqkwcSOwQ1H1z+pQRRxJhmx5hhLPgVPwT6tc4Xs/vtv0oxrBP0?=
 =?us-ascii?Q?jIhcFUGJsIjalIVLCt8+phvEQa8smcK8bdeebca0ZglnSs9Qmmj5tRHzSnn5?=
 =?us-ascii?Q?WrXELSWY+liQP/5cWXUq/Nms+0qAkBjYw4zfgVBjOBVsSi0X6C5Y0hHbHDQO?=
 =?us-ascii?Q?p+Dd06Ur8igXgedkU+dNmwGcU2BpsFWzQmWLHuQ6exERmHew6SnXSHAq6DGs?=
 =?us-ascii?Q?65tLR3lqMRzNL5Pc1ft6Z0qTUfXX0wLcDV10AY8l+JTxSCLT27Pvn1RcKqR1?=
 =?us-ascii?Q?sQ=3D=3D?=
X-MS-Exchange-CrossTenant-Network-Message-Id: a5b2ef27-e674-4689-f5a1-08dc21107863
X-MS-Exchange-CrossTenant-AuthSource: PH8PR11MB8107.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Jan 2024 21:23:00.3944
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 8SRYYS57A5c7woHxV2xKq8Tb0KoqrSmhw8O6CB1P4wypFQwIbJbofTLnlhvhnkLeiB9m8WhbF+uygE1eaCyAk7WbyuxkEI8Wz5lIrncsffk=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA0PR11MB8356
X-OriginatorOrg: intel.com

Mathieu Desnoyers wrote:
> This commit introduced in v5.13 prevents building FS_DAX on 32-bit ARM,
> even on ARMv7 which does not have virtually aliased dcaches:
> 
> commit d92576f1167c ("dax: does not work correctly with virtual aliasing caches")
> 
> It used to work fine before: I have customers using dax over pmem on
> ARMv7, but this regression will likely prevent them from upgrading their
> kernel.
> 
> The root of the issue here is the fact that DAX was never designed to
> handle virtually aliased dcache (VIVT and VIPT with aliased dcache). It
> touches the pages through their linear mapping, which is not consistent
> with the userspace mappings on virtually aliased dcaches. 
> 
> This patch series introduces cache_is_aliasing() with new Kconfig
> options:
> 
>   * ARCH_HAS_CACHE_ALIASING
>   * ARCH_HAS_CACHE_ALIASING_DYNAMIC
> 
> and implements it for all architectures. The "DYNAMIC" implementation
> implements cache_is_aliasing() as a runtime check, which is what is
> needed on architectures like 32-bit ARMV6 and ARMV6K.
> 
> With this we can basically narrow down the list of architectures which
> are unsupported by DAX to those which are really affected.
> 
> Feedback is welcome,

Hi Mathieu, this looks good overall, just some quibbling about the
ordering.

I would introduce dax_is_supported() with the current overly broad
interpretation of "!(ARM || MIPS || SPARC)" using IS_ENABLED(), then
fixup the filesystems to use the new helper, and finally go back and
convert dax_is_supported() to use cache_is_aliasing() internally.

Separately, it is not clear to me why ARCH_HAS_CACHE_ALIASING_DYNAMIC
needs to exist. As long as all paths that care are calling
cache_is_aliasing() then whether it is dynamic or not is something only
the compiler cares about. If those dynamic archs do not want to pay the
text size increase they can always do CONFIG_FS_DAX=n, right?