Received-SPF: pass (google.com: domain of linux-kernel+bounces-43976-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161;
From: Changhuang Liang <changhuang.liang@starfivetech.com>
To: Thomas Gleixner <tglx@linutronix.de>,
	Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Philipp Zabel <p.zabel@pengutronix.de>
Cc: Ley Foon Tan <leyfoon.tan@starfivetech.com>,
	Jack Zhu <jack.zhu@starfivetech.com>,
	Changhuang Liang <changhuang.liang@starfivetech.com>,
	linux-kernel@vger.kernel.org,
	devicetree@vger.kernel.org
Subject: [PATCH v2 1/2] dt-bindings: interrupt-controller: Add starfive,jh8100-intc
Date: Mon, 29 Jan 2024 21:58:42 -0800
Message-Id: <20240130055843.216342-2-changhuang.liang@starfivetech.com>
In-Reply-To: <20240130055843.216342-1-changhuang.liang@starfivetech.com>
References: <20240130055843.216342-1-changhuang.liang@starfivetech.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?7G3+02eqoec4Vl5lp5BC/oXOF4urikTnYZlWQGi1U+OKuppGYDjhBlT+VUDF?=
 =?us-ascii?Q?zXDuMZ3MlukIdVBDTo8J+Jp57sYI0alo0Au1sNoxEQFgiFnugxpmOSs0YhLe?=
 =?us-ascii?Q?WCH0smi/l8f1WyEItOPLigKYyjzPV9E++X/6nnUrejo3LLlNVwFLA8zNQPQn?=
 =?us-ascii?Q?NHBZEH4ygwSsyZYtree4nM70VnOTXboaYp0wx2HfP+qmoZcUowd6DVATbpuf?=
 =?us-ascii?Q?ItRa9fdu7aATQyGcOv6pkgltwlFlI/wBBRuHyH+APlMrOT1n7H5G+JCh2orH?=
 =?us-ascii?Q?rundexHxuz1/QoJdWX1FDEH46ddJzBngN7TkWFclrDoy7quTCgSAxMMIik5A?=
 =?us-ascii?Q?uRVZY9AN9sjCLVxe3T/uQdQSE+oSzJt52PPycx13xWfwwLuMv4vxYNJKll05?=
 =?us-ascii?Q?EJeohesSHzfNsVLvU+Wu+UayDHwHjB9yVRAzbixGTlv+NlWT1dRY0dr1izk/?=
 =?us-ascii?Q?XnWw2HjgAXXRSo2vMEq9ScsUwaAPTXpXNLNlybiGevP45AEbEcDHZsDYqcCs?=
 =?us-ascii?Q?MuAUduMk/bjdWQCHXHqsQNHGpX6NMSCHyQr6JQF/5XpA8v5HV2ZCCZzLhjnw?=
 =?us-ascii?Q?RQtXl/hxk8rDrTP68xeZtM0YyEyinWN71vJpZ4XeZLcXDbkLeIDbqvL0II9I?=
 =?us-ascii?Q?wIWGNgWIsUb8Hs1aS1zralWkihmX25iIed0p5SR5xMPjFLw21s6eLrL2XS5A?=
 =?us-ascii?Q?ydLCZUfN7Io5kBz66xXR5+nMLkZ6Rya3LSXNZNdNWUxS7MCAhYMyIZpEO1TC?=
 =?us-ascii?Q?r+UnOj6RI3F6s0bl3lj4u4bWQk4CWo7O0dNPiJEtAHTJp+dq5rTACPFL624F?=
 =?us-ascii?Q?7cHKmIAmKtp1djvhizsQDmHMHhkoTltEh5sI/E9e8K6mBmn1XfyjznXDMv0K?=
 =?us-ascii?Q?ki8bwdGlufvzLTAWSgslZT8Ed9Ih3t7M9HHtsLPlOUaoszHaM+0MwE9m3wtP?=
 =?us-ascii?Q?DzcG6KAwAOX/2hEFS6geHSl4TM+CALoBDygL5605QLWNl5yYHRAR8a67ni9P?=
 =?us-ascii?Q?6gQspEVlL9uG8ABY3QbGUx0oFI1nAoyqqDuIT7g+BS1BqkS6UBCt+DHtT2VW?=
 =?us-ascii?Q?gwutEosytRuSsgeOvNfTuT9QBNdB8LwxGahShP20mO4cVQAKjEjx2aFg0V7d?=
 =?us-ascii?Q?/JgR6uom/QdMD+Q2PpwPKyZs4oFO2eM2+O8hNb6r1VadG/GmXxFsM1ENRvSK?=
 =?us-ascii?Q?PXWCi7wS09SIg/FrWnXpvDpHOrZdbwVKTpHnINn4ZDUUBzIyhiJ6qUQkw8SW?=
 =?us-ascii?Q?znRYKcRCvhj5kaSbfhnemUk+wmW2NzwCy5coUYJk3deoj1FuBmFrftNyJcbg?=
 =?us-ascii?Q?OZFy4c21uPeMve5SbthkxhfzYJ7r/fzBmf1vsw80bRdyAB98B6+0SJ0OMP2F?=
 =?us-ascii?Q?di/KHj483nEYtbp/H3sMXkYXYO6Zbb56KGIoPaZMMPLVUbE7ZcVKG9MoHvBV?=
 =?us-ascii?Q?mhUUvYCedjko+d26vMaRJlY4OmSxVxQ6/NqSyKg4KhXIlVo4gvQ0EXHGp/90?=
 =?us-ascii?Q?5kGWSu/cXTxJG6ZkozoMaf40Xzi+Znzj2TczxiO8qUrKs3qVoX5TbwJdKB/b?=
 =?us-ascii?Q?aIh9t9SjDDDiaOjRKPM23hHTZND/oXYa98lA7o66t1vJs+NSf1cdcqoxJTA+?=
 =?us-ascii?Q?0BFvJM5Rwz7m5sQwMvdwqmY=3D?=
X-OriginatorOrg: starfivetech.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 406087dd-c546-4ba2-8524-08dc21588829
X-MS-Exchange-CrossTenant-AuthSource: SHXPR01MB0671.CHNPR01.prod.partner.outlook.cn
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Jan 2024 05:58:50.6182
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: WQE8kAgjBUkic6TIcAjUSq7OistxClxjw8dkSdX/gN0i7tbtOgcoGMeqzaQwELYfpAS4FVhSx98lEqy3xH/XaEtsL/30tC7dENS9ZZDXyD3zdQx4q2cRCqYrEvlPdApV
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SHXPR01MB0878

StarFive SoCs like the JH8100 use a interrupt controller. Add a binding
for it.

Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
Reviewed-by: Ley Foon Tan <leyfoon.tan@starfivetech.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
---
 .../starfive,jh8100-intc.yaml                 | 61 +++++++++++++++++++
 1 file changed, 61 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml

diff --git a/Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml b/Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml
new file mode 100644
index 000000000000..ada5788602d6
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/starfive,jh8100-intc.yaml
@@ -0,0 +1,61 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/interrupt-controller/starfive,jh8100-intc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: StarFive External Interrupt Controller
+
+description:
+  StarFive SoC JH8100 contain a external interrupt controller. It can be used
+  to handle high-level input interrupt signals. It also send the output
+  interrupt signal to RISC-V PLIC.
+
+maintainers:
+  - Changhuang Liang <changhuang.liang@starfivetech.com>
+
+properties:
+  compatible:
+    const: starfive,jh8100-intc
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    description: APB clock for the interrupt controller
+    maxItems: 1
+
+  resets:
+    description: APB reset for the interrupt controller
+    maxItems: 1
+
+  interrupts:
+    maxItems: 1
+
+  interrupt-controller: true
+
+  "#interrupt-cells":
+    const: 1
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - resets
+  - interrupts
+  - interrupt-controller
+  - "#interrupt-cells"
+
+additionalProperties: false
+
+examples:
+  - |
+    interrupt-controller@12260000 {
+      compatible = "starfive,jh8100-intc";
+      reg = <0x12260000 0x10000>;
+      clocks = <&syscrg_ne 76>;
+      resets = <&syscrg_ne 13>;
+      interrupts = <45>;
+      interrupt-controller;
+      #interrupt-cells = <1>;
+    };
-- 
2.25.1