Received-SPF: pass (google.com: domain of linux-kernel+bounces-44129-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1;
From: Changhuang Liang <changhuang.liang@starfivetech.com>
To: Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Emil Renner Berthing <kernel@esmil.dk>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Albert Ou <aou@eecs.berkeley.edu>
Cc: Jack Zhu <jack.zhu@starfivetech.com>,
	Changhuang Liang <changhuang.liang@starfivetech.com>,
	linux-kernel@vger.kernel.org,
	linux-riscv@lists.infradead.org,
	devicetree@vger.kernel.org
Subject: [v2] riscv: dts: starfive: jh7110: Add camera subsystem nodes
Date: Tue, 30 Jan 2024 00:25:09 -0800
Message-Id: <20240130082509.217683-1-changhuang.liang@starfivetech.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?KdrPvJTqUCVtb5rX8LDOTjhZqsTZ06hYfom0ZvH/2rQbljJEYpX4DauM0x9r?=
 =?us-ascii?Q?4KlIZrH/D3j/PrufHyWbnPyEda2npRlMMIXjxLfX0sRTb4nBiJL9KoCzyqAl?=
 =?us-ascii?Q?LImTO98eopyJ364BHlF/dlYMGGZrJT5Cr9SNKaVK6x3vbY53/qXZvpbfkOd1?=
 =?us-ascii?Q?3m2gy5OWm3I2hDikgz8TO8g47d+radDSkNqqEyvRpbvSmYXtcL/A7/51KBoW?=
 =?us-ascii?Q?rlxi7D7FTtWvBEQmLoenmMfjRXRblxUT5/24v4likH2NZKsE/7aeDK0rTnig?=
 =?us-ascii?Q?CjIhx0PaoFrNaRt+dlaLRRulMdgNUb9Idyup38qYiHWRjMUtWtEK44A4EOyi?=
 =?us-ascii?Q?w6jsanjf8Li/brk442U0XqIwsHSb+JEwKybED1MhWhNt30UCbcFPyycsdCb8?=
 =?us-ascii?Q?eqLd+8Mmv4HQTE6gZj7+pRhKE7LREc7e+7RopyEm9dLE7xjK4Z9LR77EN0iA?=
 =?us-ascii?Q?1k/7sMHsY7kUKueoNsho89sO5tEOsD0sfXmCYrjZ4ooih+iIpOFLbdP2/CrT?=
 =?us-ascii?Q?AILtGRJkQXJe+1Y/WnZKE1zvKFXitsWcsugQwgGoDwlqQZ/zRr8znokc10j9?=
 =?us-ascii?Q?EfBUq3SJnO8cd+Jt7sk0kCxInB8jxOOnro2rYYxmDWDWBx1WYjtTwp66oAiY?=
 =?us-ascii?Q?v8GBwu2/OI+SLdxnVlinA7DFP1jQv5KEJD9FkU2cnkwV6I1oDyYQTgP/Q+cr?=
 =?us-ascii?Q?jTYaXlgYBKP7McA7CpyjH8WxXCBGOyerszPrhru4fH2fUnWIucbwgvCaB+GX?=
 =?us-ascii?Q?ozu3CXCL8JQ+euf77CqVR9sXrDK/JIckqXwa4LDIdC4/atKBdP6aA0SEkXyu?=
 =?us-ascii?Q?Stib+ciz22qyCMaoipuG9P582BBHztZFBkaCMvG5JhB7Za4siufDhaBXDE6u?=
 =?us-ascii?Q?8LB31IJi7AdQHH8MkP3psJaWYuzvzQFAJDMNCzVhVmcyEOsFBN9B5M4MMwMb?=
 =?us-ascii?Q?ZX7IoJH0+9ztepa8JYDeSCBHhclNKZbMauh7MCvRKE/EwN6RriL/PbBAdL7N?=
 =?us-ascii?Q?9BDN1blpN6G/jSFkp81JUBMuVr1oYZ40MCbCPT6hES7fOqbwFqA4QNVDv68M?=
 =?us-ascii?Q?IsZ3lMbweXdoGXXALNYP8WkGbsIr9DjS/DyNowcbmVZiCr3ybwwKECYPipXu?=
 =?us-ascii?Q?/muRlVRFX4KviQrDs9zjBQR5Eu6A3Kb4QmSxCtUEfZA/eSHkKis1zCy4SVaO?=
 =?us-ascii?Q?JE1xNTcF7qsMo4AJhwOTgKD54+NUF35XoOfKupLHE8ZQQiC3frl5JB2xFdwl?=
 =?us-ascii?Q?Lddkme+FYKbQQgW2850Fmlx9zSQpZA0dZpDauAIGgQJJOQ8w+mgpDvy1Sszp?=
 =?us-ascii?Q?Y7ACk/CDV29e4x2wYp8LvsM48RaLjrqn/vnuT3PPJLYEAuvJcWp0YHWkLmtz?=
 =?us-ascii?Q?GW20oHc8ULjpHU/wJ/CKTe4C4+opv4oi7yO+uZI80zho+fzGifPjxX9Crg8I?=
 =?us-ascii?Q?VS7CApfq21Brq341DJEAfLPivimDLBho0rdpLolwcwf88p0jv6zf9Y2rN/Nv?=
 =?us-ascii?Q?PtROhNz5tRlAT4h7LqQJ51qW62WV5w0Oa8PATBgdKuli6NaRgsqxwkeABCBI?=
 =?us-ascii?Q?Xtx4e01oNOoxacCh+pk8eyy+at/qAqgRAsZbFPm39TXgSxJqBuerN9cO5bzj?=
 =?us-ascii?Q?C9qXlTqB9S0xUpZodO7j/3k=3D?=
X-OriginatorOrg: starfivetech.com
X-MS-Exchange-CrossTenant-Network-Message-Id: f35434a7-91fd-4901-9a10-08dc216cfd62
X-MS-Exchange-CrossTenant-AuthSource: SHXPR01MB0671.CHNPR01.prod.partner.outlook.cn
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Jan 2024 08:25:17.2742
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 06fe3fa3-1221-43d3-861b-5a4ee687a85c
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: c1VPPKY8XmH6/a9nUjX8xo9KVAs9PmaZVwGKFoJyR8xbYDdYywNh0cbbZCYFxuboiSR6wgM+bmAl+NqvLX8SBmSNGsGgFQx9kOqWaQVkUggQ+rTr5CkC0IBEGVeCZhWM
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SHXPR01MB0512

Add camera subsystem nodes for the StarFive JH7110 SoC. They contain the
imx219, dphy-rx, csi2rx, camss nodes.

Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com>
---
 .../jh7110-starfive-visionfive-2.dtsi         | 103 ++++++++++++++++++
 arch/riscv/boot/dts/starfive/jh7110.dtsi      |  67 ++++++++++++
 2 files changed, 170 insertions(+)

diff --git a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi
index b89e9791efa7..e0027bb379ef 100644
--- a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi
+++ b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi
@@ -30,6 +30,37 @@ cpus {
 		timebase-frequency = <4000000>;
 	};
 
+	imx219_clk: imx219-clock {
+		compatible = "fixed-clock";
+		clock-output-names = "imx219_clk";
+		clock-frequency = <24000000>;
+		#clock-cells = <0>;
+	};
+
+	imx219_vana_2v8: 2p8v {
+		compatible = "regulator-fixed";
+		regulator-name = "camera_vana";
+		regulator-min-microvolt = <2800000>;
+		regulator-max-microvolt = <2800000>;
+		regulator-always-on;
+	};
+
+	imx219_vdig_1v8: 1p8v {
+		compatible = "regulator-fixed";
+		regulator-name = "camera_vdig";
+		regulator-min-microvolt = <1500000>;
+		regulator-max-microvolt = <1500000>;
+		regulator-always-on;
+	};
+
+	imx219_vddl_1v2: 1p2v {
+		compatible = "regulator-fixed";
+		regulator-name = "camera_vddl";
+		regulator-min-microvolt = <1200000>;
+		regulator-max-microvolt = <1200000>;
+		regulator-always-on;
+	};
+
 	memory@40000000 {
 		device_type = "memory";
 		reg = <0x0 0x40000000 0x1 0x0>;
@@ -125,6 +156,59 @@ &tdm_ext {
 	clock-frequency = <49152000>;
 };
 
+&camss {
+	assigned-clocks = <&ispcrg JH7110_ISPCLK_DOM4_APB_FUNC>,
+			  <&ispcrg JH7110_ISPCLK_MIPI_RX0_PXL>;
+	assigned-clock-rates = <49500000>, <198000000>;
+	status = "okay";
+
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		port@0 {
+			reg = <0>;
+		};
+
+		port@1 {
+			reg = <1>;
+
+			camss_from_csi2rx: endpoint {
+				remote-endpoint = <&csi2rx_to_camss>;
+			};
+		};
+	};
+};
+
+&csi2rx {
+	assigned-clocks = <&ispcrg JH7110_ISPCLK_VIN_SYS>;
+	assigned-clock-rates = <297000000>;
+	status = "okay";
+
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		port@0 {
+			reg = <0>;
+
+			csi2rx_from_imx219: endpoint {
+				remote-endpoint = <&imx219_to_csi2rx>;
+				clock-lanes = <0>;
+				data-lanes = <1 2>;
+			};
+		};
+
+		port@1 {
+			reg = <1>;
+
+			csi2rx_to_camss: endpoint {
+				remote-endpoint = <&camss_from_csi2rx>;
+			};
+		};
+	};
+};
+
 &gmac0 {
 	phy-handle = <&phy0>;
 	phy-mode = "rgmii-id";
@@ -228,6 +312,25 @@ &i2c6 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&i2c6_pins>;
 	status = "okay";
+
+	imx219: sensor@10 {
+		compatible = "sony,imx219";
+		reg = <0x10>;
+		clocks = <&imx219_clk>;
+		reset-gpios = <&sysgpio 18 GPIO_ACTIVE_HIGH>;
+		VANA-supply = <&imx219_vana_2v8>;
+		VDIG-supply = <&imx219_vdig_1v8>;
+		VDDL-supply = <&imx219_vddl_1v2>;
+
+		port {
+			imx219_to_csi2rx: endpoint {
+				remote-endpoint = <&csi2rx_from_imx219>;
+				data-lanes = <1 2>;
+				clock-noncontinuous;
+				link-frequencies = /bits/ 64 <456000000>;
+			};
+		};
+	};
 };
 
 &i2srx {
diff --git a/arch/riscv/boot/dts/starfive/jh7110.dtsi b/arch/riscv/boot/dts/starfive/jh7110.dtsi
index 45213cdf50dc..6ea1c3f5dded 100644
--- a/arch/riscv/boot/dts/starfive/jh7110.dtsi
+++ b/arch/riscv/boot/dts/starfive/jh7110.dtsi
@@ -1104,6 +1104,32 @@ pwrc: power-controller@17030000 {
 			#power-domain-cells = <1>;
 		};
 
+		csi2rx: csi@19800000 {
+			compatible = "starfive,jh7110-csi2rx", "cdns,csi2rx";
+			reg = <0x0 0x19800000 0x0 0x10000>;
+			clocks = <&ispcrg JH7110_ISPCLK_VIN_SYS>,
+				 <&ispcrg JH7110_ISPCLK_VIN_APB>,
+				 <&ispcrg JH7110_ISPCLK_VIN_PIXEL_IF0>,
+				 <&ispcrg JH7110_ISPCLK_VIN_PIXEL_IF1>,
+				 <&ispcrg JH7110_ISPCLK_VIN_PIXEL_IF2>,
+				 <&ispcrg JH7110_ISPCLK_VIN_PIXEL_IF3>;
+			clock-names = "sys_clk", "p_clk",
+				      "pixel_if0_clk", "pixel_if1_clk",
+				      "pixel_if2_clk", "pixel_if3_clk";
+			resets = <&ispcrg JH7110_ISPRST_VIN_SYS>,
+				 <&ispcrg JH7110_ISPRST_VIN_APB>,
+				 <&ispcrg JH7110_ISPRST_VIN_PIXEL_IF0>,
+				 <&ispcrg JH7110_ISPRST_VIN_PIXEL_IF1>,
+				 <&ispcrg JH7110_ISPRST_VIN_PIXEL_IF2>,
+				 <&ispcrg JH7110_ISPRST_VIN_PIXEL_IF3>;
+			reset-names = "sys", "reg_bank",
+				      "pixel_if0", "pixel_if1",
+				      "pixel_if2", "pixel_if3";
+			phys = <&csi_phy>;
+			phy-names = "dphy";
+			status = "disabled";
+		};
+
 		ispcrg: clock-controller@19810000 {
 			compatible = "starfive,jh7110-ispcrg";
 			reg = <0x0 0x19810000 0x0 0x10000>;
@@ -1121,6 +1147,47 @@ ispcrg: clock-controller@19810000 {
 			power-domains = <&pwrc JH7110_PD_ISP>;
 		};
 
+		csi_phy: phy@19820000 {
+			compatible = "starfive,jh7110-dphy-rx";
+			reg = <0x0 0x19820000 0x0 0x10000>;
+			clocks = <&ispcrg JH7110_ISPCLK_M31DPHY_CFG_IN>,
+				 <&ispcrg JH7110_ISPCLK_M31DPHY_REF_IN>,
+				 <&ispcrg JH7110_ISPCLK_M31DPHY_TX_ESC_LAN0>;
+			clock-names = "cfg", "ref", "tx";
+			resets = <&ispcrg JH7110_ISPRST_M31DPHY_HW>,
+				 <&ispcrg JH7110_ISPRST_M31DPHY_B09_AON>;
+			power-domains = <&aon_syscon JH7110_AON_PD_DPHY_RX>;
+			#phy-cells = <0>;
+		};
+
+		camss: isp@19840000 {
+			compatible = "starfive,jh7110-camss";
+			reg = <0x0 0x19840000 0x0 0x10000>,
+			      <0x0 0x19870000 0x0 0x30000>;
+			reg-names = "syscon", "isp";
+			clocks = <&ispcrg JH7110_ISPCLK_DOM4_APB_FUNC>,
+				 <&ispcrg JH7110_ISPCLK_ISPV2_TOP_WRAPPER_C>,
+				 <&ispcrg JH7110_ISPCLK_DVP_INV>,
+				 <&ispcrg JH7110_ISPCLK_VIN_P_AXI_WR>,
+				 <&ispcrg JH7110_ISPCLK_MIPI_RX0_PXL>,
+				 <&syscrg JH7110_SYSCLK_ISP_TOP_CORE>,
+				 <&syscrg JH7110_SYSCLK_ISP_TOP_AXI>;
+			clock-names = "apb_func", "wrapper_clk_c", "dvp_inv",
+				      "axiwr", "mipi_rx0_pxl", "ispcore_2x",
+				      "isp_axi";
+			resets = <&ispcrg JH7110_ISPRST_ISPV2_TOP_WRAPPER_P>,
+				 <&ispcrg JH7110_ISPRST_ISPV2_TOP_WRAPPER_C>,
+				 <&ispcrg JH7110_ISPRST_VIN_P_AXI_RD>,
+				 <&ispcrg JH7110_ISPRST_VIN_P_AXI_WR>,
+				 <&syscrg JH7110_SYSRST_ISP_TOP>,
+				 <&syscrg JH7110_SYSRST_ISP_TOP_AXI>;
+			reset-names = "wrapper_p", "wrapper_c", "axird",
+				      "axiwr", "isp_top_n", "isp_top_axi";
+			power-domains = <&pwrc JH7110_PD_ISP>;
+			interrupts = <92>, <87>, <90>, <88>;
+			status = "disabled";
+		};
+
 		voutcrg: clock-controller@295c0000 {
 			compatible = "starfive,jh7110-voutcrg";
 			reg = <0x0 0x295c0000 0x0 0x10000>;
-- 
2.25.1